

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 1341.1048/JDH

First Named Inventor or Application Identifier:

Akihiko OHWADA

Express Mail Label No.

JCE23 U.S. PTO
09/586961
06/05/00**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: **Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231**

1. ☒ Fee Transmittal Form
2. ☒ Specification, Claims & Abstract [Total Pages: 153]
3. ☒ Drawing(s) (35 USC 113) [Total Sheets: 27]
4. ☒ Oath or Declaration [Total Pages: 3]
 - a. ☒ Newly executed (original or copy)
 - b. ☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional with Box 17 completed)
 - i. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation by Reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Microfiche Computer Program (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
 - a. ☐ Computer Readable Copy
 - b. ☐ Paper Copy (identical to computer copy)
 - c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement (when there is an assignee) [] Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement (IDS)/PTO-1449[X] Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. ☐ Small Entity Statement(s) [] Statement filed in prior application, status still proper and desired.
15. ☒ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. ☐ Other:

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:[] Continuation [] Divisional [] Continuation-in-part (CIP) of prior application No: / **18. CORRESPONDENCE ADDRESS**

STAAS & HALSEY, LLP
Attn: James D. Halsey, Jr.
700 Eleventh Street, N.W., Suite 500
Washington, DC 20001

Telephone: (202) 434-1500
Facsimile: (202) 434-1501

06/05/00
JCE23 U.S. PTO
09586961-060500

PIPELINE OPERATOR

FIELD OF THE INVENTION

The present invention relates to a pipeline operator that
5 uses a pipeline processing. Particularly, this invention
relates to a pipeline operator that can achieve reduction in
power consumption and reduction in scale of the hardware of
stage latch circuits, inter-stage wiring, control circuits,
etc.

BACKGROUND OF THE INVENTION

In recent years, there has been a large demand for
microprocessors which can perform complex processing at higher
speed. As such microprocessors that achieve high-speed
15 processing, there have been used pipeline operators that use
pipeline processing. The pipeline processing employs a method
of overlapping the processing of a plurality of instructions
by delaying the starting time of the execution of each
instruction one clock by one clock, thereby achieving the
20 execution of the instructions at an equivalent high speed.
Before installing a pipeline operator into a computer system,
the installation area, power consumption and price of the
pipeline operator are important factors that need to be examined.
The pipeline operator must meet compactness, low power
25 consumption and low price as essential conditions.

Fig. 27 is a diagram that shows a structure of a conventional pipeline operator. The pipeline operator shown in this drawing has two processing stages of a first processing stage and a second processing stage. An operator 22₁ and an operator 12₂ to be described later are provided at the first processing stage and the second processing stage respectively. A processing-data register 10 is provided corresponding to a pipeline path P₁₀, and holds a first processing data (source operand). A processing-data register 20 is provided corresponding to a pipeline path P₂₀, and holds a second processing data (source operand). An instruction register 30 is provided corresponding to an instruction pipeline path P₃₀, and holds an instruction INST₁ and an instruction INST₂. The instruction INST₁ is a processing instruction dispatched to the operator 22₁, and the instruction INST₂ is a processing instruction dispatched to the operator 12₂.

Further, according to the conventional pipeline operator, a plurality of stage latch circuits for temporarily holding data and instructions are provided at an input stage of the two processing stages, between the first processing stage and the second processing stage (inter-processing stage), and at an output stage of the two processing stages, respectively. Specifically, a stage latch circuit 11₁, a stage latch circuit 21₁ and a stage latch circuit 31₁ are provided in parallel at the input stage. A stage latch circuit 11₂, a stage latch

circuit 21_2 and a stage latch circuit 31_2 are provided in parallel between the processing stages, and a stage latch circuit 11_3 is provided at the output stage. The stage latch circuit 11_1 and the stage latch circuit 11_2 are sequentially driven in one
5 clock cycle in such a order of the input stage \rightarrow the processing stage \rightarrow the output stage.

At the first processing stage, the stage latch circuit 11_1 is provided corresponding to the processing-data register 10, and holds the first processing data from the processing-data
10 register 10. The stage latch circuit 21_1 is provided corresponding to the processing-data register 20, and holds the second processing data from the processing-data register 20. The stage latch circuit 31_1 is provided corresponding to the instruction register 30, and holds the instruction $INST_1$ and
15 the instruction $INST_2$ from the instruction register 30. The instruction decoder 32_1 decodes the instruction $INST_1$ from the stage latch circuit 31_1 . When the instruction $INST_1$ has been decoded, the operator 22_1 executes the processing according to the instruction $INST_1$ by using the value (the first processing
20 data) of the stage latch circuit 11_1 and the value (the second processing data) of the stage latch circuit 21_1 . Then, the operator 22_1 outputs the result of the processing to the stage latch circuit 21_2 through the pipeline path P_{20} .

At the second processing stage, the stage latch circuit
25 11_2 is provided corresponding to the processing-data register

processing result of the operator 12_2 or the value of the stage latch circuit 21_2 (the processing result of the operator 22_1) according to the changeover state of the multiplexer 40_2 . A processing-result register 50 holds a value of the stage latch circuit 11_3 , that is, a processing result (a destination operand) of the pipeline operator.

The operation of the conventional pipeline operator will be explained here. The operation when the instruction $INST_1$ has been dispatched will be explained first. At the first clock, the first processing data, the second processing data and the instruction $INST_1$ are held in the processing-data register 10, the processing-data register 20 and the instruction register 30 respectively. At the next clock, the first processing data, the second processing data and the instruction $INST_1$ are held in the stage latch circuit 11_1 , the stage latch circuit 21_1 and the stage latch circuit 31_1 respectively. Then, the instruction decoder 32_1 decodes the instruction $INST_1$ from the stage latch circuit 31_1 . The operator 22_1 executes the processing according to the instruction $INST_1$ by using the value (the first processing data) of the stage latch circuit 11_1 and the value (the second processing data) of the stage latch circuit 21_1 .

At the next clock, the value (the first processing data) of the stage latch circuit 11_1 , the processing result of the operator 22_1 and the value (the instruction $INST_1$) of the stage

latch circuit 31₁ are held in the stage latch circuit 11₂, the stage latch circuit 21₂ and the stage latch circuit 31₂ respectively. In this case, as the value (instruction INST₁) of the stage latch circuit 31₂ is irrelevant to the instruction according to the operator 12₂, the instruction decoder 32₂ makes the multiplexer 40₂ select the stage latch circuit 21₂.

At the next clock, the value (the processing result of the operator 22₁) of the stage latch circuit 21₂ is held in the stage latch circuit 11₃ through the multiplexer 40₂. As a result, the processing-result register 50 holds the processing result of the operator 22₁ as the processing result of the pipeline operator.

The operation when the instruction INST₂ has been dispatched will be explained next. At the first clock, the first processing data, the second processing data and the instruction INST₂ are held in the processing-data register 10, the processing-data register 20 and the instruction register 30 respectively in the similar manner to that of the above operation. At the next clock, the first processing data, the second processing data and the instruction INST₂ are held in the stage latch circuit 11₁, the stage latch circuit 21₁ and the stage latch circuit 31₁ respectively. In this case, as the value (instruction INST₂) of the stage latch circuit 31₁ is irrelevant to the instruction according to the operator 22₁, the instruction decoder 32₁ does not decode the instruction.

Therefore, the operator 22₁ executes no processing in this case.

At the next clock, the value (the first processing data) of the stage latch circuit 11₁ and the value (the instruction INST₂) of the stage latch circuit 31₁ are held in the stage latch circuit 11₂ and the stage latch circuit 31₂ respectively. In this case, the instruction decoder 32₂ decodes the instruction INST₂ from the stage latch circuit 31₂, and at the same time, makes the multiplexer 40₂ select the operator 12₂. As a result, the operator 12₂ executes the processing according to the instruction INST₂ by using the value (the first processing data) of the stage latch circuit 11₂.

At the next clock, the processing result of the operator 12₂ is held in the stage latch circuit 11₃ through the multiplexer 40₂. As a result, the processing-result register 50 holds the processing result of the operator 12₂ as the processing result of the pipeline operator.

As explained above, as shown in Fig. 27, the conventional pipeline operator is provided with the stage latch circuit 11₂ for holding the first processing data (source operand) from the processing-data register 10. Furthermore, the pipeline operator is provided with the stage latch circuit 21₂ for holding the processing result of the operator 22₁, independent of the stage latch circuit 11₂. In this structure, the first processing data held in the processing-data register 10 is input to the operator 12₂ through the stage latch circuit 11₁ and the

stage latch circuit 11_2 . On the other hand, the processing result of the operator 22_1 is input to the multiplexer 40_2 through the stage latch circuit 21_2 .

According to the conventional pipeline operator, as the stage latch circuit 11_2 and the stage latch circuit 21_2 are provided independent of each other between the first processing stage and the second processing stage, as explained above, the circuits (the stage latch circuits, the wiring and the control circuits) have redundant structures. Accordingly, the conventional pipeline operator has a problem that the scale of the hardware large and therefore has a high power consumption.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a pipeline operator having less hardware and therefore small power consumption.

In order to achieve the above object, according to a first aspect of the invention, there is provided a pipeline operator having at least a first processing stage and a second processing stage, the pipeline operator comprises a plurality of latching units that are provided at an input stage, between processing stages and at an output stage of the first processing stage and the second processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit provided at the first processing stage, for

As explained above, according to the first aspect, the processing data held in the upstream latching unit is passed through the first processing unit at the time of decoding the instruction to the second processing unit. Therefore, it is possible to reduce the sharing of the latching unit and to reduce the wiring between the first processing unit and the second processing unit. As a result, the hardware volume and power consumption can be reduced.

According to a second aspect of the invention, there is provided a pipeline operator having at least a first processing stage and a second processing stage, the pipeline operator comprises a plurality of latching units that are provided at an input stage, between processing stages and at an output stage of the first processing stage and the second processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit provided at the first processing stage, for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit; a second processing unit provided at the second processing stage, for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit; and instruction decoding units for decoding the instructions dispatched to the first

processing unit and the second processing unit respectively,
wherein, in decoding the instruction dispatched to the first
processing unit, each instruction decoding unit decodes the
instruction as the instruction to pass the processing result
5 of the first processing unit held in the upstream latching unit
through the second processing unit.

According to the second aspect, at the time of decoding
the instruction to the first processing unit, the instruction
decoding unit decodes the instruction to pass the processing
10 result of the first processing unit through the second
processing unit. When this instruction has been decoded, the
first processing unit executes the processing according to the
instruction by using the processing data held in the upstream
latching unit, and outputs the processing result to the
15 downstream latching unit. Thus, the processing result of the
first processing unit is held in the downstream latching unit.
Then, the second processing unit passes through it the
processing result of the first processing unit held in the
upstream latching unit.

20 As explained above, according to the second aspect, the
processing result of the first latching unit held in the
upstream latching unit is passed through the second processing
unit at the time of decoding the instruction to the first
processing unit. Therefore, it is possible to reduce the
25 latching unit and to reduce the wiring at the downstream of the

second processing unit. As a result, the hardware volume and power consumption can be reduced.

According to a third aspect of the invention, there is provided a pipeline operator having a first processing stage to an n-th (n is a natural number such that $n > 1$) processing stage, the pipeline operator comprises a plurality of latching units that are provided at an input stage, between processing stages and at an output stage of the first processing stage to the n-th processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit to an n-th processing unit provided at the first processing stage to the n-th processing stage respectively, each for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit respectively; and instruction decoding units for decoding the instructions dispatched to the first to the n-th processing units respectively, wherein, in decoding the instruction dispatched to an x-th (x is a natural number such that $n > 1$) processing unit, each instruction decoding unit decodes the instruction as the instruction to pass the processing data held in the upstream latching unit through the first processing unit to the (x-1)-th processing unit.

According to the third aspect, at the time of decoding the instruction to the x-th processing unit, the instruction

decoding unit decodes the instruction to pass the processing data through the first processing unit to the $(x-1)$ -th processing unit. When this instruction has been decoded, the first processing unit to the $(x-1)$ -th processing unit sequentially pass the processing data held in the upstream latching units through these operators to the downstream latching units. Thus, the processing data are sequentially held in the latching units of the first processing unit to the $(x-1)$ -th processing unit respectively. Then, the x -th processing unit executes the processing according to the instruction by using the processing data held in the upstream latching units.

As explained above, according to the third aspect, the processing data held in the upstream latching units are passed through the first processing unit to the $(x-1)$ -th processing unit at the time of decoding the instruction to the x -th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring at the first processing stage to the $(x-1)$ -th processing stage from the conventional levels. As a result, the hardware volume and power consumption can be reduced.

According to a fourth aspect of the invention, there is provided a pipeline operator having a first processing stage to an n -th (n is a natural number such that $n > 1$) processing stage, the pipeline operator comprises a plurality of latching

units that are provided at an input stage, between processing stages and at an output stage of the first processing stage to the n-th processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit to an n-th processing unit provided at the first processing stage to the n-th processing stage respectively, each for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit respectively; and instruction decoding units for decoding the instructions dispatched to the first to the n-th processing units respectively, wherein, in decoding the instruction dispatched to an x-th (x is a natural number such that $n > x$) processing unit, each instruction decoding unit decodes the instruction as the instruction to pass the processing result of the x-th processing unit held in the upstream latching units through the (x+1)-th processing unit to the n-th processing unit.

According to the fourth aspect, at the time of decoding the instruction to the x-th processing unit, the instruction decoding units decode the instructions to pass the processing result of the x-th processing unit through the (x+1)-th processing unit to the n-th processing unit. When these instructions have been decoded, the x-th processing unit executes the processing according to the instruction by using

the processing data held in the upstream latching unit, and outputs the processing result to the downstream latching unit. Thus, the processing result of the x-th processing unit is held in the downstream latching unit. Then, the (x+1)-th processing unit to the n-th processing unit sequentially pass the processing result of the x-th processing unit held in the upstream latching unit through these processing units.

As explained above, according to the fourth aspect, the processing result of the x-th latching unit held in the upstream latching unit is passed through the (x+1)-th processing unit to the n-th processing unit at the time of decoding the instruction to the x-th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring in the (x+1)-th processing unit to the n-th processing stage from the conventional levels. As a result, the hardware volume and power consumption can be reduced.

According to a fifth aspect of the invention, there is provided a pipeline operator having at least a first processing stage and a second processing stage, the pipeline operator comprises a plurality of latching units that are provided at an input stage, between processing stages and at an output stage of the first processing stage and the second processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit provided at the first processing stage, for carrying out a processing according

executes the processing according to the above instruction by using the processing result held in the latching unit. The result of this processing is held in the downstream latching unit. Further, according to the fifth aspect, at the time of decoding the instruction to the second processing unit for executing the processing by itself, the instruction decoding unit decodes the instruction to pass the processing data through the first processing unit. When this instruction has been decoded, the first processing unit outputs the processing data held in the upstream latching unit to the downstream latching unit through the first processing unit. Thus, the processing data is held in the downstream latching unit. Then, the second processing unit executes the processing according to the instruction by using the processing data held in the upstream latching unit.

As explained above, according to the fifth aspect, the processing data held in the upstream latching unit is passed through the first processing unit at the time of decoding the instruction to the second processing unit. Therefore, it is possible to reduce the sharing of the latching unit and to reduce the wiring between the first processing unit and the second processing unit. As a result, the hardware volume and power consumption can be reduced. Further, according to the fifth aspect, the second processing unit can execute the processing independent of the first processing unit.

According to a sixth aspect of the invention, there is provided a pipeline operator having at least a first processing stage and a second processing stage, the pipeline operator comprises a plurality of latching units that are provided at an input stage, between processing stages and at an output stage of the first processing stage and the second processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit provided at the first processing stage, for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit; a second processing unit provided at the second processing stage, for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit; and instruction decoding units for decoding the instructions dispatched to the first processing unit and the second processing unit respectively, wherein the instruction decoding units decode the instructions that have a correlation between the processing of the first processing unit and the processing of the second processing unit that the processing result of the first processing unit becomes the processing data of the second processing unit, and further, in decoding the instruction to the first processing unit for executing the processing by itself, the instruction decoding

unit decodes the instruction as the instruction to pass the processing result of the first processing unit held in the upstream latching unit through the second processing unit.

According to the sixth aspect, when the instruction
5 decoding unit has decoded the instruction that has a correlation between the first processing unit and the second processing unit, the first processing unit executes the processing according to this instruction. The result of the processing is held in the downstream latching unit. Next, the second processing unit
10 executes the processing according to the above instruction by using the processing result held in the latching unit. The result of this processing is held in the downstream latching unit. Further, according to the sixth aspect, at the time of decoding the instruction to the first processing unit for
15 executing the processing by itself, the instruction decoding unit decodes the instruction to pass the processing result of the first processing unit through the second processing unit. When this instruction has been decoded, the first processing unit executes the processing according to this instruction by
20 using the processing data held in the upstream latching unit, and outputs the processing result to the downstream latching unit. Thus, the processing result of the first processing unit is held in the downstream latching unit. Then, the second processing unit passes through it the processing result of the
25 first processing unit held in the upstream latching unit.

As explained above, according to the sixth aspect, the processing result of the first processing unit held in the upstream latching unit is passed through the second processing unit at the time of decoding the instruction to the first processing unit. Therefore, it is possible to reduce the latching unit and to reduce the wiring at the downstream of the second processing unit. As a result, the hardware volume and power consumption can be reduced. Further, according to the sixth aspect, the first processing unit can execute the processing independent of the second processing unit.

According to a seventh aspect of the invention, there is provided a pipeline operator having a first processing stage to an n-th (>1) processing stage, the pipeline operator comprises a plurality of latching units that are provided at an input stage, between processing stages and at an output stage of the first processing stage to the n-th processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit to an n-th processing unit provided at the first processing stage to the n-th processing stage respectively, each for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit respectively; and instruction decoding units for decoding the instructions dispatched to the first to the n-th processing units

respectively, wherein the instruction decoding units decode the instructions that have a correlation between m stages of processing from an r -th processing unit (r is a natural number such that $r > 1$) to an s -th processing unit ($r < s < n$) ($m < n$) out of the first processing unit to the n -th processing unit that the processing result of the pre-stage processing unit becomes the processing data of the next-stage processing unit, and further, in decoding the instruction to an x -th processing unit ($r \leq x \leq s$) among the r -th processing unit to the s -th processing unit for executing the processing by the x -th processing unit by itself, the instruction decoding units decode the instructions as the instructions to pass the processing results held in the upstream latching units through the first processing unit to the $(x-1)$ -th processing unit.

According to the seventh aspect, when the instruction decoding units have decoded the instructions that have a correlation among the r -th processing unit to the s -th processing unit having m stages, the r -th processing unit to the s -th processing unit execute the processing according to the instructions respectively. The results of the processing are sequentially held in the downstream latching units. Further, according to the seventh aspect, at the time of decoding the instruction to the x -th processing unit, the instruction decoding units decode the instructions to pass the processing data through the first processing unit to the

(x-1)-th processing unit. When these instructions have been decoded, the first processing unit to the (x-1)-th processing unit sequentially output the processing data held in the upstream latching units to the downstream latching units. Thus, the processing data are sequentially held in the respective latching units of the first processing unit to the (x-1)-th processing unit. Then, the x-th processing unit executes the processing according to the instruction by using the processing data held in the upstream latching unit.

As explained above, according to the seventh aspect, the processing data held in the upstream latching units are passed through the first processing unit to the (x-1)-th processing unit at the time of decoding the instruction to the x-th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring in the first processing unit to the (x-1)-th processing unit from the conventional levels. As a result, the hardware volume and power consumption can be reduced. Further, according to the seventh aspect, the x-th processing unit in the r-th processing unit to the s-th processing unit can execute the processing independent of other processing units.

According to an eighth aspect of the invention, there is provided a pipeline operator having a first processing stage to an n-th (>1) processing stage, the pipeline operator comprises a plurality of latching units that are provided at

an input stage, between processing stages and at an output stage of the first processing stage to the n-th processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit to an n-th processing unit provided at the first processing stage to the n-th processing stage respectively, each for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit respectively; and instruction decoding units for decoding the instructions dispatched to the first to the n-th processing units respectively, wherein the instruction decoding units decode the instructions that have a correlation between m stages of processing from an r-th processing unit (> 1) to an s-th processing unit ($r < s < n$) ($m < n$) out of the first processing unit to the n-th processing unit that the processing result of the pre-stage processing unit becomes the processing data of the next-stage processing unit, and further, in decoding the instructions to an x-th processing unit ($r \leq x \leq s$) to an (x+p)-th processing unit ($p \leq s - r$) among the r-th processing unit to the s-th processing unit for completing the execution of one processing by the processing units of p stages, the instruction decoding units decode the instructions as the instructions to pass the processing data held in the upstream latching units through the first processing unit to the (x-1)-th processing

unit.

According to the eighth aspect, when the instruction decoding units have decoded the instructions that have a correlation among the r -th processing unit to the s -th processing unit having m stages, the r -th processing unit to the s -th processing unit execute the processing according to the instructions respectively. The results of the processing are sequentially held in the downstream latching units. Further, according to the eighth aspect, at the time of decoding the instructions to the x -th processing unit to the $(x+p)$ -th processing unit, the instruction decoding units decode the instructions to pass the processing data through the first processing unit to the $(x-1)$ -th processing unit. When these instructions have been decoded, the first processing unit to the $(x-1)$ -th processing unit sequentially output the processing data held in the upstream latching units to the downstream latching units. Thus, the processing data are sequentially held in the respective latching units of the first processing unit to the $(x-1)$ -th processing unit. Then, the x -th processing unit to the $(x+p)$ -th processing unit execute the processing according to the instruction by using the processing data held in the upstream latching unit.

As explained above, according to the eighth aspect, the processing data held in the upstream latching units are passed through the first processing unit to the $(x-1)$ -th processing

unit at the time of decoding the instruction to the x-th processing unit to the (x+p)-th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring in the first processing unit to the (x-1)-th processing unit from the conventional levels. As a result, the hardware volume and power consumption can be reduced. Further, according to the eighth aspect, the x-th processing unit to the (x+p)-th processing unit in the r-th processing unit to the s-th processing unit can execute the processing independent of other processing units.

According to a ninth aspect of the invention, there is provided a pipeline operator having a first processing stage to an n-th (>1) processing stage, the pipeline operator comprises a plurality of latching units that are provided at an input stage, between processing stages and at an output stage of the first processing stage to the n-th processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit to an n-th processing unit provided at the first processing stage to the n-th processing stage respectively, each for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit respectively; and instruction decoding units for decoding the instructions dispatched to the first to the n-th processing units

respectively, wherein the instruction decoding units decode the instructions that have a correlation between m stages of processing from an r -th processing unit (> 1) to an s -th processing unit ($r < s < n$) ($m < n$) out of the first processing unit to the n -th processing unit that the processing result of the pre-stage processing unit becomes the processing data of the next-stage processing unit, and further, in decoding the instruction to an x -th processing unit ($r \leq x \leq s$) among the r -th processing unit to the s -th processing unit for the x -th processing unit to execute the processing by itself, the instruction decoding units decode the instructions as the instructions to pass the processing result of the x -th processing unit held in the upstream latching units through the $(x+1)$ -th processing unit to the n -th processing unit.

According to the ninth aspect, when the instruction decoding units have decoded the instructions that have a correlation among the r -th processing unit to the s -th processing unit having m stages, the r -th processing unit to the s -th processing unit execute the processing according to the instructions respectively. The results of the processing are sequentially held in the downstream latching units. Further, according to the ninth aspect, at the time of decoding the instruction to the x -th processing unit, the instruction decoding units decode the instructions to pass the processing result of the x -th processing unit through the $(x+1)$ -th

processing unit to the n-th processing unit. When these instructions have been decoded, the x-th processing unit executes the processing according to the instruction by using the processing data held in the upstream latching unit, and
5 outputs the processing result to the downstream latching unit. Thus, the processing result of the x-th processing unit is held in the downstream latching unit. Then, the (x+1)-th processing unit to the n-th processing unit sequentially pass the processing result of the x-th processing unit held in the upstream latching unit through these processing units.
10

As explained above, according to the ninth aspect, the processing result of the x-th processing unit held in the upstream latching unit is passed through the (x+1)-th processing unit to the n-th processing unit at the time of
15 decoding the instruction to the x-th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring in the (x+1)-th processing unit to the n-th processing unit from the conventional levels. As a result, the hardware volume and power consumption can be reduced.
20 Further, according to the ninth aspect, the x-th processing unit in the r-th processing unit to the s-th processing unit can execute the processing independent of other processing units.

According to a tenth aspect of the invention, there is provided a pipeline operator having a first processing stage
25 to an n-th (>1) processing stage, the pipeline operator

comprises a plurality of latching units that are provided at an input stage, between processing stages and at an output stage of the first processing stage to the n-th processing stage respectively, for holding a processing data and a processing result respectively; a first processing unit to an n-th processing unit provided at the first processing stage to the n-th processing stage respectively, each for carrying out a processing according to an instruction by using the processing data held in the upstream latching unit and for outputting a processing result to a downstream latching unit respectively; and instruction decoding units for decoding the instructions dispatched to the first to the n-th processing units respectively, wherein the instruction decoding units decode the instructions that have a correlation between m stages of processing from an r-th processing unit (> 1) to an s-th processing unit ($r < s < n$) ($m < n$) out of the first processing unit to the n-th processing unit that the processing result of the pre-stage processing unit becomes the processing data of the next-stage processing unit, and further, in decoding the instructions to an (x-p)-th processing unit to an x-th processing unit ($r \leq x \leq s$; $p \leq s - r$) among the r-th processing unit to the s-th processing unit for completing the execution of one processing by the processing units of p stages, the instruction decoding units decode the instructions as the instructions to pass the processing results of the (x-p)-th

processing unit to the x-th processing unit held in the upstream
latching units through the (x+1)-th processing unit to the n-th
processing unit.

According to the tenth aspect, when the instruction
5 decoding units have decoded the instructions that have a
correlation among the r-th processing unit to the s-th
processing unit having m stages, the r-th processing unit to
the s-th processing unit execute the processing according to
the instructions respectively. The results of the processing
10 are sequentially held in the downstream latching units.
Further, according to the tenth aspect, at the time of decoding
the instruction to the (x-p)-th processing unit to the x-th
processing unit, the instruction decoding units decode the
instructions to pass the processing results of the (x-p)-th
15 processing unit to the x-th processing unit through the (x+1)-th
processing unit to the n-th processing unit. When these
instructions have been decoded, the (x-p)-th processing unit
to the x-th processing unit execute the processing according
to the instructions by using the processing data held in the
20 upstream latching units, and output the processing results to
the downstream latching units. Thus, the processing results
of the (x-p)-th processing unit to the x-th processing unit are
held in the downstream latching units. Then, the (x+1)-th
processing unit to the n-th processing unit sequentially pass
25 the processing results of the (x-p)-th processing unit to the

x-th processing unit held in the upstream latching units through these processing units.

As explained above, according to the tenth aspect, the processing results of the (x-p)-th processing unit to the x-th processing unit held in the upstream latching units are passed through the (x+1)-th processing unit to the n-th processing unit at the time of decoding the instructions to the (x-p)-th processing unit to the x-th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring in the (x+1)-th processing unit to the n-th processing unit from the conventional levels. As a result, the hardware volume and power consumption can be reduced. Further, according to the tenth aspect, the (x-p)-th processing unit to the x-th processing unit in the r-th processing unit to the s-th processing unit can execute the processing independent of other processing units.

Other objects and features of this invention will become apparent from the following description with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram that shows a structure of a first embodiment of the present invention.

Fig. 2 is a flowchart that explains the operation of the first embodiment.

Fig. 3 is a block diagram that shows a structure of a second embodiment of the present invention.

Fig. 4 is a flowchart that explains the operation of the second embodiment.

5 Fig. 5 is a block diagram that shows a structure of a third embodiment of the present invention.

Fig. 6 is a flowchart that explains the operation of the third embodiment.

10 Fig. 7 is a flowchart that explains the operation of the third embodiment.

Fig. 8 is a flowchart that explains the operation of the third embodiment.

Fig. 9 is a block diagram that shows a structure of a fourth embodiment of the present invention.

15 Fig. 10 is a flowchart that explains the operation of the fourth embodiment.

Fig. 11 is a flowchart that explains the operation of the fourth embodiment.

20 Fig. 12 is a flowchart that explains the operation of the fourth embodiment.

Fig. 13 is a block diagram that shows a structure of a fifth embodiment of the present invention.

Fig. 14 is a flowchart that explains the operation of the fifth embodiment.

25 Fig. 15 is a block diagram that shows a structure of a

sixth embodiment of the present invention.

Fig. 16 is a flowchart that explains the operation of the sixth embodiment.

Fig. 17 is a block diagram that shows a structure of a
5 seventh embodiment of the present invention.

Fig. 18 is a block diagram that shows the structure of the seventh embodiment of the present invention.

Fig. 19 is a flowchart that explains the operation of the seventh embodiment.

10 Fig. 20 is a flowchart that explains the operation of the seventh embodiment.

Fig. 21 is a flowchart that explains the operation of the seventh embodiment.

15 Fig. 22 is a block diagram that shows a structure of an eighth embodiment of the present invention.

Fig. 23 is a block diagram that shows the structure of the eighth embodiment.

Fig. 24 is a flowchart that explains the operation of the eighth embodiment.

20 Fig. 25 is a flowchart that explains the operation of the eighth embodiment.

Fig. 26 is a flowchart that explains the operation of the eighth embodiment.

25 Fig. 27 is a diagram that shows a structure of a conventional pipeline operator.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

First to eighth embodiments of a pipeline operator relating to the present invention will be explained below with reference to the attached drawings.

Fig. 1 is a block diagram that shows a structure of a first embodiment of the present invention. The pipeline operator shown in this drawing has two processing stages of a first processing stage and a second processing stage. An operator 120₁ is provided at the first processing stage and an operator 120₂ is provided at the second processing stage. A processing-data register 100 holds a first processing data (source operand) SOURCE₁. A processing-data register 200 holds a second processing data (source operand). An instruction register 300 is provided corresponding to an instruction pipeline path P₃₀₀. The instruction register 300 holds an instruction INST₁ and an instruction INST₂. The instruction INST₁ is a processing instruction dispatched to the operator 120₁, and the instruction INST₂ is a processing instruction dispatched to the operator 120₂.

Further, according to the pipeline operator of the first embodiment, stage latch circuits for temporarily holding data and instructions are provided at an input stage of the two processing stages, between the first processing stage and the second processing stage (inter-processing stage), and at an

output stage of the two processing stages, respectively. Specifically, a stage latch circuit 110₁, a stage latch circuit 210₁ and a stage latch circuit 310₁ are provided in parallel at the input stage. A stage latch circuit 110₂ and a stage latch circuit 310₂ are provided in parallel between the processing stages. A stage latch circuit 110₃ is provided at the output stage. The stage latch circuit 110₁ and the stage latch circuit 110₂ are sequentially driven in one clock cycle in such a order of the input stage → the processing stage → the output stage.

When the number of the stage latch circuits between the processing stages (between the first processing stage and the second processing stage) in the structure of Fig. 1 is compared with the conventional pipeline operator shown in Fig. 27 for, it will be noticed that there are three stage latch circuits (the stage latch circuit 11₂, the stage latch circuit 21₂ and the stage latch circuit 31₂) in Fig. 27, while there are two stage latch circuits (the stage latch circuit 110₂ and the stage latch circuit 310₂) in Fig. 1.

At the first processing stage, the stage latch circuit 110₁ is provided corresponding to the processing-data register 100 (pipeline path P₁₀₀), and holds the first processing data SOURCE₁ from the processing-data register 100. The stage latch circuit 210₁ is provided corresponding to the processing-data register 200, and holds the second processing data from the processing-data register 200. The stage latch circuit 310₁ is

provided corresponding to the instruction register 300, and holds the instruction $INST_1$ and the instruction $INST_2$ from the instruction register 300. The instruction decoder 320₁ decodes the instruction $INST_1$ from the stage latch circuit 310₁. When
5 the instruction $INST_1$ has been decoded, the operator 120₁ executes the processing according to the instruction $INST_1$ by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110₁ and the value (the second processing data) of the stage latch circuit 210₁. The operator 120₁ then outputs
10 the result of the processing to the stage latch circuit 110₂.

When the instruction other than the instruction $INST_1$ (the instruction $INST_2$ in this case) has been input, the instruction decoder 320₁ decodes this instruction as a through instruction SRC_1 , and controls the operator 120₁. When the through
15 instruction SRC_1 has been input, the operator 120₁ passes only the first processing data $SOURCE_1$ through out of the two processing data (the first processing data $SOURCE_1$ and the second processing data).

At the second processing stage, the stage latch circuit
20 110₂ is provided corresponding to the processing-data register 100, and holds the processing result of the operator 120₁ or the output value (the first processing data $SOURCE_1$) of the operator 120₁. The stage latch circuit 310₂ is provided corresponding to the instruction register 300, and holds the
25 values (the instruction $INST_1$ and the instruction $INST_2$) of the

stage latch circuit 310₁. The instruction decoder 320₂ decodes the instruction INST₂ from the stage latch circuit 310₂. When the instruction INST₂ has been decoded, the operator 120₂ executes the processing according to the instruction INST₂ by using the value of the stage latch circuit 110₂, and outputs the result of the processing. A bypass line B₂ is provided in parallel with the operator 120₂, and guides the value of the stage latch circuit 110₂ to pass through this bypass line to a multiplexer 400₂ without passing through the operator 120₂.

The multiplexer 400₂ is a two-input and one-output type changeover unit that is changeover controlled by the instruction decoder 320₂. The multiplexer 400₂ outputs one of the processing result of the operator 120₂ and the value of the stage latch circuit 110₂. Specifically, the multiplexer 400₂ outputs the processing result of the operator 120₂ when the instruction INST₂ has been decoded by the instruction decoder 320₂. On the other hand, the multiplexer 400₂ outputs the value of the stage latch circuit 110₂ when the instruction other than the instruction INST₂ (the instruction INST₁ in this case) has been input to the instruction decoder 320₂. The stage latch circuit 110₃ holds the processing result of the operator 120₂ or the value of the stage latch circuit 110₂ according to the changeover state of the multiplexer 400₂. A processing-result register 500 holds a value of the stage latch circuit 110₃, that is, a processing result (a destination operand) of the pipeline

operator.

In this first embodiment, the operator 120_1 of the first processing stage and the operator 120_2 of the second processing stage execute the processing respectively according to the instructions (the instruction $INST_1$ and the instruction $INST_2$) that have no mutual relationship. In other words, when there is no correlation, the processing of the operator 120_1 and the processing of the operator 120_2 are carried out independent of each other. Further, in this first embodiment, when the through instruction SRC_1 has been decoded at the first processing stage, the first processing data $SOURCE_1$ is passed through.

The operation of the first embodiment will be explained with reference to a flowchart shown in Fig. 2. The operation when the instruction $INST_1$ has been dispatched will be explained first. At step SA1 shown in Fig. 2, the first processing data $SOURCE_1$, the second processing data and the instruction $INST_1$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data $SOURCE_1$, the second processing data and the instruction $INST_1$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

At the next step SA2, the instruction decoder 320_1 decides the kind of the instruction held in the stage latch circuit 310_1 .

In this case, the instruction $INST_1$ is being held in the stage

latch circuit 310₁. Therefore, the instruction decoder 320₁ proceeds to step SA3. At the step SA3, the instruction decoder 320₁ decodes the instruction INST₁ from the stage latch circuit 310₁. The operator 120₁ thus executes the processing according to the instruction INST₁ by using the value (the first processing data SOURCE₁) of the stage latch circuit 110₁ and the value (the second processing data) of the stage latch circuit 210₁.

At the next step SA4, the processing result of the operator 120₁ is held in the stage latch circuit 110₂. At this time, the value (the instruction INST₁) of the stage latch circuit 310₁ is held in the stage latch circuit 310₂. At the next step SA8, the instruction decoder 320₂ decides the kind of the instruction held in the stage latch circuit 310₂. In this case, the instruction INST₁ is being held in the stage latch circuit 310₂. Therefore, the instruction decoder 320₂ proceeds to step SA11.

At the step SA11, the instruction decoder 320₂ makes the multiplexer 400₂ select the stage latch circuit 110₂. Thus, at step SA12, the operator 120₂ does not operate. At step SA13, the value (the processing result of the operator 120₁) of the stage latch circuit 110₂ is held in the stage latch circuit 110₃ through the bypass line B₂ and the multiplexer 400₂. At the next step SA14, the processing-result register 500 holds the processing result of the operator 120₁ as the processing result of the pipeline operator.

The operation when the instruction $INST_2$ has been dispatched will be explained next. At the step SA1 shown in Fig. 2, the first processing data $SOURCE_1$, the second processing data and the instruction $INST_2$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data $SOURCE_1$, the second processing data and the instruction $INST_2$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

At the next step SA2, the instruction decoder 320_1 decides the kind of the instruction held in the stage latch circuit 310_1 . In this case, the $INST_2$ is being held in the stage latch circuit 310_1 . Therefore, the instruction decoder 320_1 proceeds to step SA5. At the step SA5, the instruction decoder 320_1 converts the instruction $INST_2$ from the stage latch circuit 310_1 into the through instruction SRC_1 , and then proceeds to step SA6. At the step SA6, the instruction decoder 320_1 decodes the through instruction SRC_1 . Thus, the operator 120_1 passes the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_1 through the operator 120_1 .

At the next step SA7, the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_1 is held in the stage latch circuit 110_2 . At this time, the value (the instruction $INST_2$) of the stage latch circuit 310_1 is held in the stage latch

circuit 310₂. At the next step SA8, the instruction decoder 320₂ decides the kind of the instruction held in the stage latch circuit 310₂. In this case, the INST₂ is being held in the stage latch circuit 310₂. Therefore, the instruction decoder 320₂ proceeds to step SA9.

At the step SA9, the instruction decoder 320₂ makes the multiplexer 400₂ select the stage latch circuit 120₂. The instruction decoder 320₂ decodes the instruction INST₂ from the stage latch circuit 310₂. The operator 120₂ then executes the processing according to the instruction INST₂ by using the value (the first processing data SOURCE₁) of the stage latch circuit 110₂. At the next step SA10, the processing result of the stage latch circuit 120₂ is held in the stage latch circuit 110₃. At the next step SA14, the processing-result register 500 holds the processing result of the operator 120₂ as the processing result of the pipeline operator.

As explained above, according to the first embodiment, the instruction decoder 320₁ converts the instruction other than the instruction INST₁ into the through instruction SRC₁. The operator 120₁ passes the first processing data SOURCE₁ through this operator. There is provided the bypass line B₂ at the second processing stage. Therefore, it is possible to share the stage latch circuit 110₂ between the operator 120₁ and the operator 120₂, and it is also possible to reduce the wiring volume. As a result, according to the first embodiment, the

sharing of the stage latch circuit 110₂, makes it possible to reduce both hardware volume and power consumption.

Fig. 3 is a block diagram that shows a structure of a second embodiment of the present invention. In this figure, parts corresponding to those in Fig. 1 are attached with identical reference symbols. However, the functions of the instruction decoder 320₁ and the instruction decoder 320₂ shown in Fig. 3 are different from the functions of the instruction decoder 320₁ and the instruction decoder 320₂ shown in Fig. 1 as described later. As shown in Fig. 3, a multiplexer 400₁ and a bypass line B₁ are additionally provided at the first processing stage respectively. On the other hand, the multiplexer 400₂ and the bypass line B₂ shown in Fig. 1 are not provided at the second processing stage in Fig. 3.

In Fig. 3, the instruction decoder 320₁ at the first processing stage decodes an instruction INST₁ from a stage latch circuit 310₁. When the instruction INST₁ has been decoded, an operator 120₁ executes the processing according to the instruction INST₁ by using the value of the stage latch circuit 110₁ and the value of the stage latch circuit 210₁, and outputs a processing result RESULT₁. The bypass line B₁ is provided in parallel with the operator 120₁, and guides the value of the stage latch circuit 110₁ to pass through this bypass line to a multiplexer 400₁ without passing through the operator 120₁.

The multiplexer 400₁ is a two-input and one-output type

changeover unit that is changeover controlled by the instruction decoder 320₁. The multiplexer 400₁ outputs one of the processing result RESULT₁ of the operator 120₁ and the value of the stage latch circuit 110₁. Specifically, the multiplexer 400₁ outputs the processing result RESULT₁ of the operator 120₁ when the instruction INST₁ has been decoded by the instruction decoder 320₁. On the other hand, the multiplexer 400₁ outputs the value of the stage latch circuit 110₁ when the instruction other than the instruction INST₁ (for example, the instruction INST₂) has been input to the instruction decoder 320₁.

The instruction decoder 320₂ decodes the instruction INST₂ from the stage latch circuit 310₂, and controls the operator 120₂. When the instruction INST₂ has been decoded, the operator 120₂ executes the processing according to the instruction INST₂ by using the value (the first processing data) of the stage latch circuit 110₁, and outputs the processing result to the stage latch circuit 110₃.

When the instruction other than the instruction INST₂ (the instruction INST₁ in this case) has been input, the instruction decoder 320₂ converts this instruction into the through instruction SRC₁, and decodes this through instruction SRC₁. When the through instruction SRC₁ has been input, the operator 120₂ passes the value (the processing result of RESULT₁) of the stage latch circuit 110₂ through this operator. The stage latch circuit 110₃ holds the value (the processing result RESULT₁)

of the stage latch circuit 110₂, or the processing result of the operator 120₂ according to the changeover state of the multiplexer 400₁. A processing-result register 500 holds a value of the stage latch circuit 110₃, that is, a processing
5 result (a destination operand) of the pipeline operator.

In the second embodiment, the operator 120₁ of the first processing stage and the operator 120₂ of the second processing stage execute the processing respectively according to the instructions (the instruction INST₁ and the instruction INST₂)
10 that have no mutual relationship, in a similar manner to that of the first embodiment. In other words, when there is no correlation, the processing of the operator 120₁ and the processing of the operator 120₂ are carried out independent of each other. Further, in the second embodiment, when the through
15 instruction SRC₁ has been decoded at the second processing stage, the processing result RESULT₁ of the operator 120₁ at the first processing stage is passed through.

The operation of the second embodiment will be explained with reference to a flowchart shown in Fig. 4. The operation
20 when the instruction INST₁ has been dispatched will be explained first. At step SB1 shown in Fig. 4, the first processing data, the second processing data and the instruction INST₁ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively.
25 Thus, the first processing data, the second processing data and

the instruction $INST_1$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

At the next step SB2, the instruction decoder 320_1 decides
5 the kind of the instruction held in the stage latch circuit 310_1 .
In this case, the instruction $INST_1$ is being held in the stage
latch circuit 310_1 . Therefore, the instruction decoder 320_1
proceeds to step SB3. At the step SB3, the instruction decoder
 320_1 makes the multiplexer 400_1 select the operator 120_1 . The
10 instruction decoder 320_1 decodes the instruction $INST_1$ from the
stage latch circuit 310_1 and controls the operator 120_1 . The
operator 120_1 thus executes the processing according to the
instruction $INST_1$ by using the value (the first processing data)
of the stage latch circuit 110_1 and the value (the second
15 processing data) of the stage latch circuit 210_1 . At the next
step SB4, the processing result $RESULT_1$ of the operator 120_1
is held in the stage latch circuit 110_2 through the multiplexer
 400_1 . In parallel with this, the value (the instruction $INST_1$)
of the stage latch circuit 310_1 is held in the stage latch circuit
20 310_2 .

At the next step SB8, the instruction decoder 320_2 decides
the kind of the instruction held in the stage latch circuit 310_2 .
In this case, the instruction other than the instruction $INST_2$,
that is, the instruction $INST_1$, is being held in the stage latch
25 circuit 310_2 . Therefore, the instruction decoder 320_2 proceeds

to step SB11. At the step SB11, the instruction decoder 320₂ decodes the value (the instruction INST₁) of the stage latch circuit 310₂, and converts the instruction INST₁ into the through instruction SRC₁. The instruction decoder 320₂ then proceeds
5 to step SB12.

At the step SB12, the instruction decoder 320₂ decodes the through instruction SRC₁. The operator 120₂ then passes the value (the processing result RESULT₁) of the stage latch circuit 110₂ through this operator. At the next step SB13, the value
10 (the processing result RESULT₁) of the stage latch circuit 110₂ is held in the stage latch circuit 110₃. At the next step SB14, the processing-result register 500 holds the processing result of the operator 120₁ as the processing result RESULT₁ of the pipeline operator.

15 The operation when the instruction INST₂ has been dispatched will be explained next. At the step SB1 shown in Fig. 4, the first processing data, the second processing data and the instruction INST₂ are held in the processing-data register 100, the processing-data register 200 and the
20 instruction register 300 respectively. Thus, the first processing data, the second processing data and the instruction INST₂ are held in the stage latch circuit 110₁, the stage latch circuit 210₁ and the stage latch circuit 310₁ respectively.

At the next step SB2, the instruction decoder 320₁ decides
25 the kind of the instruction held in the stage latch circuit 310₁.

005090" T.9090560
In this case, the $INST_2$ is being held in the stage latch circuit 310₁. Therefore, the instruction decoder 320₁ proceeds to step SB5. At the step SB5, the instruction decoder 320₁ makes the multiplexer 400₁ select the stage latch circuit 110₁. At step
5 SB6, the operator 120₁ does not operate. At step SB7, the value (the first processing data) of the stage latch circuit 110₁ is held in the stage latch circuit 110₂ through the bypass line B₁ and the multiplexer 400₁.

At the next step SB8, the instruction decoder 320₂ decides
10 the kind of the instruction held in the stage latch circuit 310₂. In this case, the $INST_2$ is being held in the stage latch circuit 310₂. Therefore, the instruction decoder 320₂ proceeds to step SB9. At the step SB9, the instruction decoder 320₂ decodes the instruction $INST_2$ from the stage latch circuit 310₂. The
15 operator 120₂ then executes the processing according to the instruction $INST_2$ by using the value (the first processing data) of the stage latch circuit 110₂. At the next step SB10, the processing result of the operator 120₂ is held in the stage latch circuit 110₃. At the next step SB14, the processing-result
20 register 500 holds the processing result of the operator 120₂ as the processing result of the pipeline operator.

As explained above, according to the second embodiment, the multiplexer 400₁ is provided at the first processing stage, and the value of the stage latch circuit 110₁ or the processing
25 result of the operator 120₁ is held in the stage latch circuit

110₂. Furthermore, the instruction decoder 320₂ converts the instruction other than the instruction INST₂ into the through instruction SRC₁, and the operator 120₂ passes the processing result RESULT₁ through this operator. Therefore, it is possible to reduce both the stage latch circuits and the wiring volume at the downstream of the operator 120₂. As a result, according to the second embodiment, it is possible to reduce both hardware volume and power consumption.

Fig. 5 is a block diagram that shows a structure of a third embodiment of the present invention. In this drawing, parts corresponding to those in Fig. 1 are attached with identical reference symbols. The pipeline operator shown in Fig. 5 has n processing stages including a first processing stage to an n-th processing stage. However, Fig. 5 shows only the first processing stage, the (x-1)-th processing stage ($1 < x < n$), the x-th processing stage, the (x+1)-th processing stage, and the n-th processing stage. All other processing stages are not shown for simplicity of explanation.

According to the pipeline operator of the third embodiment, there are provided a plurality of stage latch circuits for temporarily holding data and instructions at an input stage of the n-stage processing stages, between the processing stages, and at an output stage of the n-stage processing stages, respectively. Specifically, a stage latch circuit 110₁, a stage latch circuit 210₁ and a stage latch circuit

310₁ are provided in parallel at the input stage. A stage latch circuit 110_{n+1} is provided at the output stage. The stage latch circuits between the processing stages will be explained later.

As shown in Fig. 5, a processing-data register 100 holds a first processing data (source operand) SOURCE₁. A processing-data register 200 holds a second processing data (source operand) SOURCE₂. An instruction register 300 holds instructions INST₁₁, INST₁₂, ..., INST_{x-11}, ..., INST_n that are used at the respective processing stages.

At the first processing stage, the stage latch circuit 110₁ holds the first processing data SOURCE₁ from the processing-data register 100, and the stage latch circuit 210₁ holds the second processing data SOURCE₂ from the processing-data register 200. The stage latch circuit 310₁ is provided corresponding to the instruction register 300, and holds the instruction INST₁₁ and the instruction INST₁₂ from the instruction register 300. The instruction decoder 320₁₁ decodes the instruction INST₁₁ from the stage latch circuit 310₁.

When the instruction INST₁₁ has been decoded, the operator 120₁ executes the processing according to the instruction INST₁₁ by using the value (the first processing data SOURCE₁) of the stage latch circuit 110₁ and outputs the result of the processing to the stage latch circuit 110₂. When the instruction other than the instruction INST₁₁ has been input, the instruction decoder 320₁₁ converts this instruction into a through

instruction SRC_1 , and decodes this through instruction SRC_1 . When the through instruction SRC_1 has been input, the operator 120_1 passes the first processing data $SOURCE_1$ through this operator.

5 The instruction decoder 320_{12} decodes the instruction $INST_{12}$ from the stage latch circuit 310_1 . When the instruction $INST_{12}$ has been decoded, the operator 220_1 executes the processing according to the instruction $INST_{12}$ by using the value (the second processing data $SOURCE_2$) of the stage latch circuit
10 210_1 and outputs the result of the processing to the stage latch circuit 210_2 . When the instruction other than the instruction $INST_{12}$ has been input, the instruction decoder 320_{12} converts this instruction into a through instruction SRC_2 , and decodes this through instruction SRC_2 . When this through instruction
15 SRC_2 has been input, the operator 220_1 passes the second processing data $SOURCE_2$ through this operator.

 The stage latch circuit 110_2 , the stage latch circuit 210_2 and the stage latch circuit 310_2 are provided between the first processing stage and the not shown second processing stage.
20 These stage latch circuits hold the output value of the operator 120_1 , the output value of the operator 220_1 and the output value of the stage latch circuit 310_1 respectively. The second processing stage to the $(x-1)$ -th processing stage have similar structures to that of the first processing stage.

25 In other words, at the $(x-1)$ -th processing stage, the

stage latch circuit 110_{x-1} holds the first processing data $SOURCE_1$ or the processing result of the $(x-2)$ -th processing stage (not shown). The stage latch circuit 210_{x-1} holds the second processing data $SOURCE_2$ or the processing result of the

5 $(x-2)$ -th processing stage (not shown). The stage latch circuit 310_{x-1} holds the value (the instruction $INST_{11}$, the instruction $INST_{12}$, etc.) of the stage latch circuit at the $(x-2)$ -th processing stage. The instruction decoder 320_{x-11} decodes the instruction $INST_{x-11}$ from the stage latch circuit 310_{x-1} .

10 When the instruction $INST_{x-11}$ has been decoded, the operator 120_{x-1} executes the processing according to the instruction $INST_{x-11}$ by using the value of the stage latch circuit 110_{x-1} and outputs the result of the processing to the stage latch circuit 110_x . When the instruction other than the instruction

15 $INST_{x-11}$ has been input, the instruction decoder 320_{x-11} converts this instruction into a through instruction SRC_1 , and decodes this through instruction SRC_1 to the operator 120_{x-1} . When the through instruction SRC_1 has been input, the operator 120_{x-1} passes the value of the stage latch circuit 110_{x-1} through this

20 operator.

The instruction decoder 320_{x-12} decodes the instruction $INST_{x-12}$ from the stage latch circuit 310_{x-1} . When the instruction $INST_{x-12}$ has been decoded, the operator 220_{x-1} executes the processing according to the instruction $INST_{x-12}$

25 by using the value of the stage latch circuit 210_{x-1} and outputs

the result of the processing to the stage latch circuit 210_x .
 When the instruction other than the instruction $INST_{x-12}$ has been
 input, the instruction decoder 320_{x-12} converts this instruction
 into a through instruction SRC_2 , and decodes this through
 5 instruction SRC_2 to the operator 220_{x-1} . When this through
 instruction SRC_2 has been input, the operator 220_{x-1} passes the
 value of the stage latch circuit 210_{x-1} through this operator.

At the x -th processing stage, the stage latch circuit 110_x
 holds the first processing data $SOURCE_1$ or the processing result
 10 of the operator 120_{x-1} at the $(x-1)$ -th processing stage. The
 stage latch circuit 210_x holds the second processing data $SOURCE_2$
 or the processing result of the operator 220_{x-1} at the $(x-1)$ -th
 processing stage. The stage latch circuit 310_x holds the value
 (the instruction $INST_{11}$, the instruction $INST_{12}$, etc.) of the
 15 stage latch circuit 310_{x-1} . The instruction decoder 320_x decodes
 the instruction $INST_x$ from the stage latch circuit 310_x .

When the instruction $INST_x$ has been decoded, the operator
 120_x executes the processing according to the instruction $INST_x$
 by using the value of the stage latch circuit 110_x and the value
 20 of the stage latch circuit 210_x , and outputs the result of the
 processing to the stage latch circuit 110_{x+1} . When the
 instruction other than the instruction $INST_x$ has been input,
 the instruction decoder 320_x converts this instruction into the
 through instruction SRC_1 , and decodes this instruction SRC_1 to
 25 the operator 120_x . The operator 120_x passes only the value of

the stage latch circuit 110_x through, out of the value of the stage latch circuit 110_x and the value of the stage latch circuit 210_x .

005090-1.060500

The structures of the $(x+1)$ -th processing stage to the
5 n-th processing stage are similar to that of the second processing stage shown in Fig. 1. In other words, at the $(x+1)$ -th processing stage, the stage latch circuit 110_{x+1} holds the first processing data $SOURCE_1$ or the processing result of the operator 120_x at the x-th processing stage. The stage latch
10 circuit 310_{x+1} holds the value (the instruction $INST_{11}$, the instruction $INST_{12}$, etc.) of the stage latch circuit 310_x . The instruction decoder 320_{x+1} decodes the instruction $INST_{x+1}$ from the stage latch circuit 310_{x+1} . When the instruction $INST_{x+1}$ has been decoded, the operator 120_{x+1} executes the processing
15 according to the instruction $INST_{x+1}$ by using the value of the stage latch circuit 110_{x+1} , and outputs the result of the processing. A bypass line B_{x+1} is provided in parallel with the operator 120_{x+1} , and guides the value of the stage latch circuit 110_{x+1} to pass through this bypass line to a multiplexer 400_{x+1}
20 without passing through the operator 120_{x+1} .

The multiplexer 400_{x+1} is a two-input and one-output type
changeover unit that is changeover controlled by the instruction decoder 320_{x+1} . The multiplexer 400_{x+1} outputs one
of the processing result of the operator 120_{x+1} and the value
25 of the stage latch circuit 110_{x+1} . Specifically, the

multiplexer 400_{x+1} outputs the processing result of the operator 120_{x+1} when the instruction $INST_{x+1}$ has been decoded by the instruction decoder 320_{x+1} . On the other hand, the multiplexer 400_{x+1} outputs the value of the stage latch circuit 110_{x+1} when
 5 the instruction other than the instruction $INST_{x+1}$ has been input to the instruction decoder 320_{x+1} . The stage latch circuit 110_{x+2} holds the processing result of the operator 120_{x+1} or the value of the stage latch circuit 110_{x+1} according to the changeover state of the multiplexer 400_{x+1} . The stage latch circuit 110_{x+2}
 10 and the stage latch circuit 310_{x+2} are provided between the $(x+1)$ -th processing stage and the $(x+2)$ -th processing stage (not shown) respectively, and they hold the output of the multiplexer 400_{x+1} and the value of the stage latch circuit 310_{x+1} respectively. The $(x+2)$ -th processing stage to the n -th
 15 processing stage have similar structures to that of the $(x+1)$ -th processing stage.

In other words, at the n -th processing stage, the stage latch circuit 110_n holds the first processing data $SOURCE_1$ or the processing result at the $(n-1)$ -th processing stage (not
 20 shown). The stage latch circuit 310_n holds the value of the stage latch circuit at the $(n-1)$ -th stage. The instruction decoder 320_n decodes the instruction $INST_n$ from the stage latch circuit 310_n . When the instruction $INST_n$ has been decoded, the operator 120_n executes the processing according to the
 25 instruction $INST_n$ by using the value of the stage latch circuit

110_n, and outputs the result of the processing. A bypass line B_n is provided in parallel with the operator 120_n, and guides the value of the stage latch circuit 110_n to pass through this bypass line to a multiplexer 400_n without passing through the
5 operator 120_n.

The multiplexer 400_n is changeover controlled by the instruction decoder 320_n. The multiplexer 400_n outputs the processing result of the operator 120_n when the instruction INST_n has been decoded by the instruction decoder 320_n. On the other
10 hand, the multiplexer 400_n outputs the value of the stage latch circuit 110_n when the instruction other than the instruction INST_n has been input to the instruction decoder 320_n. The stage latch circuit 110_{n+1} holds the processing result of the operator 120_n or the value of the stage latch circuit 110_n according to
15 the changeover state of the multiplexer 400_n. A processing-result register 500 holds a value of the stage latch circuit 110_{n+1}, that is, a processing result (a destination operand) of the pipeline operator.

In the third embodiment, the respective operators at the
20 first processing stage to n-th processing stage execute the processing respectively according to the instructions that have no mutual relationship. In other words, when there is no correlation, the processing of each operator is carried out independent of each other. Further, in the third embodiment,
25 when the through instruction SRC₁ and the through instruction

SRC₂ have been decoded at the first processing stage to the (x-1)-th processing stage, the first processing data SOURCE₁ and the second processing data SOURCE₂ are passed through.

The operation of the third embodiment will be explained with reference to flowcharts shown in Fig. 6 to Fig. 8. The operation when the instruction INST_x has been dispatched to the operator 120_x at the x-th processing stage will be explained first. At step SC1 shown in Fig. 6, the first processing data SOURCE₁, the second processing data SOURCE₂ and the instruction INST_x are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data SOURCE₁, the second processing data SOURCE₂ and the instruction INST_x are held in the stage latch circuit 110₁, the stage latch circuit 210₁ and the stage latch circuit 310₁ respectively.

At the next step SC2, the instruction decoder 320₁₁ and the instruction decoder 320₁₂ decide the kind of the instruction held in the stage latch circuit 310₁. In this case, the instruction INST_x is being held in the stage latch circuit 310₁. Therefore, the instruction decoder 320₁₁ and the instruction decoder 320₁₂ proceed to step SC5. When the instruction INST₁₁ and the instruction INST₁₂ are being held in the stage latch circuit 310₁, the instruction decoder 320₁₁ and the instruction decoder 320₁₂ proceed to step SC3. At the step SC3, the instruction decoder 320₁₁ and the instruction decoder 320₁₂

SOURCE₁) of the stage latch circuit 110₁ and the value (the second processing data SOURCE₂) of the stage latch circuit 210₁ are held in the stage latch circuit 110₂ and the stage latch circuit 210₂ respectively. The value (the instruction INST_x) of the stage latch circuit 310₁ is held in the stage latch circuit 310₂. Thereafter, at the second processing stage to the (x-2)-th processing stage (not shown), the through instruction SRC₁ and the through instruction SRC₂ are decoded respectively. The first processing data SOURCE₁ and the second processing data SOURCE₂ are then sequentially passed through the respective processing stages, in a similar manner to that of the first processing stage. At the second processing stage to the (x-2)-th processing stage, the instruction INST_x is held sequentially in the stage latch circuits.

At the (x-1)-th processing stage, at step SC8, the instruction INST_x is being held in the stage latch circuit 310_{x-1}. Therefore, the instruction decoder 320_{x-11} and the instruction decoder 320_{x-12} proceed to step SC11. When the instruction INST_{x-11} and the instruction INST_{x-12} are being held in the stage latch circuit 310_{x-1}, the instruction decoder 320_{x-11} and the instruction decoder 320_{x-12} proceed to step SC9. At the step SC9, instruction decoder 320_{x-11} and the instruction decoder 320_{x-12} decode the instruction INST_{x-11} and the instruction INST_{x-12} to the operator 120_{x-1} and the operator 220_{x-1} respectively. The operator 120_{x-1} and the operator 220_{x-1} then execute the

processing corresponding to the instruction $INST_{x-11}$ and the instruction $INST_{x-12}$ by using the value of the stage latch circuit 110_{x-1} and the value of the stage latch circuit 210_{x-1} respectively. At step SC10, the processing result of the operator 120_{x-1} and the processing result of the operator 220_{x-1} are held in the stage latch circuit 110_x and the stage latch circuit 210_x respectively.

At the step SC11, the instruction decoder 320_{x-11} and the instruction decoder 320_{x-12} decode the value (the instruction $INST_x$) of the stage latch circuit 310_{x-1} respectively, and convert the instruction $INST_x$ into a through instruction SRC_1 and a through instruction SRC_2 respectively. The instruction decoder 320_{x-11} and the instruction decoder 320_{x-12} then proceed to step SC12. At the step SC12, the instruction decoder 320_{x-11} and the instruction decoder 320_{x-12} decode the through instruction SRC_1 and the through instruction SRC_2 to the operator 120_{x-1} and the operator 220_{x-1} respectively. The operator 120_{x-1} and the operator 220_{x-1} then pass the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_{x-1} and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_{x-1} through the respective operators.

At the next step SC13, the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_{x-1} and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_{x-1} are held in the stage latch circuit 110_x and the stage latch circuit 210_x respectively. The value (the instruction

INST_x) of the stage latch circuit 310_{x-1} is held in the stage latch circuit 310_x.

At the x-th processing stage, at step SC14 (refer to Fig. 7), the instruction INST_x is being held in the stage latch circuit 310_x. Therefore, the instruction decoder 320_x proceeds to step SC15. When the instruction other than the instruction INST_x is being held in the stage latch circuit 310_x, the instruction decoder 320_x proceeds to step SC17. At the step SC17, instruction decoder 320_x converts the instruction other than the instruction INST_x into the through instruction SRC₁, and proceeds to step SC18. At the step SC18, the instruction decoder 320_x decodes the through instruction SRC₁ to the operator 120_x. The operator 120_x then passes the value of the stage latch circuit 110_x through. At the next step SC19, the value of the stage latch circuit 110_x is held in the stage latch circuit 110_{x+1}.

At the step SC15, the instruction decoder 320_x decodes the instruction INST_x from the stage latch circuit 310_x to the operator 120_x. The operator 120_x then executes the processing according to the instruction INST_x by using the value (the first processing data SOURCE₁) of the stage latch circuit 110_x and the value (the second processing data SOURCE₂) of the stage latch circuit 210_x. At step SC16, the processing result of the operator 120_x is held in the stage latch circuit 110_{x+1}. At this time, the value (the instruction INST_x) of the stage latch circuit 310_x is held in the stage latch circuit 310_{x+1}.

At the $(x+1)$ -th processing stage, at step SC20, the instruction $INST_x$ is being held in the stage latch circuit 310_{x+1} . Therefore, the instruction decoder 320_{x+1} proceeds to step SC23. When the instruction $INST_{x+1}$ is being held in the stage latch circuit 310_{x+1} , the instruction decoder 320_{x+1} proceeds to step SC21. At the step SC21, the instruction decoder 320_{x+1} makes the multiplexer 400_{x+1} select the operator 120_{x+1} . The instruction decoder 320_{x+1} decodes the instruction $INST_{x+1}$ from the stage latch circuit 310_{x+1} . The operator 120_{x+1} then executes the processing according to the instruction $INST_{x+1}$ by using the value of the stage latch circuit 110_{x+1} . At step SC22, the processing result of the operator 120_{x+1} is held in the stage latch circuit 110_{x+2} .

At the step SC23, the instruction decoder 320_{x+1} makes the multiplexer 400_{x+1} select the stage latch circuit 110_{x+1} . Thus, at step SC24, the operator 120_{x+1} does not operate. At step SC25, the value (the processing result of the operator 120_x) of the stage latch circuit 110_{x+1} is held in the stage latch circuit 110_{x+2} through the bypass line B_{x+1} and the multiplexer 400_{x+1} .

Thereafter, at the $(x+2)$ -th processing stage to the $(n-1)$ -th processing stage (not shown), a stage latch circuit is selected by the multiplexer in a similar manner to that of the $(x+1)$ -th processing stage. The processing result of the operator 120_x is sequentially passed through the respective processing stages.

At the $(x+2)$ -th processing stage to the $(n-1)$ -th processing

stage, the instruction $INST_x$ is sequentially held in the stage latch circuits.

At the n -th processing stage, at step SC26 (refer to Fig. 8), the instruction $INST_x$ is being held in the stage latch circuit 310_n. Therefore, the instruction decoder 320_n proceeds to step SC29. When the instruction $INST_n$ is being held in the stage latch circuit 310_n, the instruction decoder 320_n proceeds to step SC27. At the step SC27, instruction decoder 320_n makes the multiplexer 400_n select the operator 120_n. The instruction decoder 320_n decodes the instruction $INST_n$ from the stage latch circuit 310_n. The operator 120_n then executes the processing according to the instruction $INST_n$ by using the value of the stage latch circuit 110_n. At the next step SC28, the processing result of the operator 120_n is held in the stage latch circuit 110_{n+1}.

At the step SC29, the instruction decoder 320_n makes the multiplexer 400_n select the stage latch circuit 110_n. Thus, at step SC30, the operator 120_n does not operate. At step SC31, the value (the processing result of the operator 120_x) of the stage latch circuit 110_n is held in the stage latch circuit 110_{n+1} through the bypass line B_n and the multiplexer 400_n. At the next step SC32, the processing-result register 500 holds the processing result of the operator 120_x as the processing result of the pipeline operator.

Next, the operation when the instruction $INST_{x+1}$ has been

dispatched to the operator 120_{x+1} at the $(x+1)$ -th processing stage will be explained. At the step SC1 shown in Fig. 6, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{x+1}$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{x+1}$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

Thereafter, at the first processing stage to the $(x-1)$ -th processing stage, the through instruction SRC_1 and the through instruction SRC_2 are decoded respectively in a similar manner to that of the above-described operation (at the step SC2, the step SC5 to the step SC8, and the step SC11 to the step SC13). In other words, the first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are sequentially passed through the respective operators. At the first processing stage to the $(x-1)$ -th processing stage, the instruction $INST_{x+1}$ is sequentially held in the stage latch circuits. Therefore, at the x -th processing stage, the stage latch circuit 110_x , the stage latch circuit 210_x and the stage latch circuit 310_x hold the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{x+1}$ respectively.

At the x -th processing stage, at the step SC14 (refer to

Fig. 7), the instruction $INST_{x+1}$ is being held in the stage latch circuit 310_x . Therefore, the instruction decoder 320_x proceeds to step SC17. At the step SC17, instruction decoder 320_x converts the instruction $INST_{x+1}$ into the through instruction SRC_1 , and then proceeds to the step SC18. At the step SC18, the instruction decoder 320_x decodes the through instruction SRC_1 to the operator 120_x . The operator 120_x then passes the value of the stage latch circuit 110_x through. At the next step SC19, the value of the stage latch circuit 110_x is held in the stage latch circuit 110_{x+1} . At this time, the value (the instruction $INST_{x+1}$) of the stage latch circuit 310_x is held in the stage latch circuit 310_{x+1} .

At the $(x+1)$ -th processing stage, at the step SC20, the instruction $INST_{x+1}$ is being held in the stage latch circuit 310_{x+1} .

Therefore, the instruction decoder 320_{x+1} proceeds to step SC21. At the step SC21, the instruction decoder 320_{x+1} makes the multiplexer 400_{x+1} select the operator 120_{x+1} . The instruction decoder 320_{x+1} decodes the instruction $INST_{x+1}$ from the stage latch circuit 310_{x+1} . The operator 120_{x+1} then executes the processing according to the instruction $INST_{x+1}$ by using the value of the stage latch circuit 110_{x+1} . At the next step SC22, the processing result of the operator 120_{x+1} is held in the stage latch circuit 110_{x+2} .

Thereafter, at the $(x+2)$ -th processing stage to the $(n-1)$ -th processing stage (not shown), the processing similar

Therefore, it is possible to reduce both the stage latch circuits and the wiring volume at the first processing stage to the $(x-1)$ -th processing stage from the conventional levels. As a result, according to the third embodiment, it is possible to reduce both hardware volume and power consumption.

Fig. 9 is a block diagram that shows a structure of a fourth embodiment of the present invention. In this figure, parts corresponding to those in Fig. 5 are attached with identical reference symbols. The pipeline operator shown in Fig. 9 has n processing stages including a first processing stage to an n -th processing stage. However, Fig. 9 shows only the first processing stage, the $(x-1)$ -th processing stage ($1 < x < n$), the x -th processing stage, the $(x+1)$ -th processing stage, and the n -th processing stage. All other processing stages are omitted from this drawing.

Further, the instruction decoder 320_{11} , the instruction decoder 320_{12} and others shown in Fig. 9 have different functions to those of the instruction decoder 320_{11} , the instruction decoder 320_{12} and others shown in Fig. 5. As compared with Fig. 5, Fig. 9 has additional components like a multiplexer 700_1 , a multiplexer 800_1 , bypass line B_{11} and a bypass line B_{12} at the first processing stage. Similarly, additional components like a multiplexer 700_{x-1} , a multiplexer 800_{x-1} , a bypass line B_{x-11} and a bypass line B_{x-12} at the $(x-1)$ -th processing stage. On the other hand, the multiplexer 400_{x+1} and the bypass line B_{x+1}

provided at the $(x+1)$ -th processing stage shown in Fig. 5 are not provided in Fig. 9. Similarly, the multiplexer 400_n and the bypass line B_n provided at the n -th processing stage shown in Fig. 5 are not provided in Fig. 9.

As shown in Fig. 9, at the first processing stage, the instruction decoder 320_{11} decodes the instruction $INST_{11}$ from the stage latch circuit 310_1 . When the instruction $INST_{11}$ has been decoded, the operator 120_1 executes the processing according to the instruction $INST_{11}$ by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_1 . A bypass line B_{11} is provided in parallel with the operator 120_1 , and guides the value of the stage latch circuit 110_1 to pass through this bypass line to a multiplexer 700_1 without passing through the operator 120_1 .

The multiplexer 700_1 is a two-input and one-output type changeover unit that is changeover controlled by the instruction decoder 320_{11} . The multiplexer 700_1 outputs one of the processing result of the operator 120_1 and the value of the stage latch circuit 110_1 . Specifically, the multiplexer 700_1 outputs the processing result of the operator 120_1 when the instruction $INST_{11}$ has been decoded by the instruction decoder 320_{11} . On the other hand, the multiplexer 700_1 outputs the value of the stage latch circuit 110_1 when the instruction other than the instruction $INST_{11}$ has been input to the instruction decoder 320_{11} .

The instruction decoder 320_{12} decodes the instruction $INST_{12}$ from the stage latch circuit 310_1 . When the instruction $INST_{12}$ has been decoded, the operator 220_1 executes the processing according to the instruction $INST_{12}$ by using the value
5 (the second processing data $SOURCE_2$) of the stage latch circuit 210_1 . A bypass line B_{12} is provided in parallel with the operator 220_1 , and guides the value of the stage latch circuit 210_1 to pass through this bypass line to a multiplexer 800_1 without passing through the operator 220_1 .

10 The multiplexer 800_1 is a two-input and one-output type changeover unit that is changeover controlled by the instruction decoder 320_{12} . The multiplexer 800_1 outputs one of the processing result of the operator 220_1 and the value of the stage latch circuit 210_1 . Specifically, the multiplexer 800_1
15 outputs the processing result of the operator 220_1 when the instruction $INST_{12}$ has been decoded by the instruction decoder 320_{12} . On the other hand, the multiplexer 800_1 outputs the value of the stage latch circuit 210_1 when the instruction other than the instruction $INST_{12}$ has been input to the instruction decoder
20 320_{12} . The stage latch circuit 110_2 , the stage latch circuit 210_2 and the stage latch circuit 310_2 hold the outputs of the multiplexer 700_1 , the multiplexer 800_1 and the stage latch circuit 310_1 respectively. The second processing stage (not shown) to the $(x-1)$ -th processing stage have similar structures
25 to that of the first processing stage.

In other words, at the $(x-1)$ -processing stage, the instruction decoder 320_{x-11} decodes the instruction $INST_{x-11}$ from the stage latch circuit 310_{x-1} . When the instruction $INST_{x-11}$ has been decoded, the operator 120_{x-1} executes the processing according to the instruction $INST_{x-11}$ by using the value of the stage latch circuit 110_{x-1} . A bypass line B_{x-11} guides the value of the stage latch circuit 110_{x-1} to pass through this bypass line to a multiplexer 700_{x-1} without passing through the operator 120_{x-1} .

The multiplexer 700_{x-1} is changeover controlled by the instruction decoder 320_{x-11} . The multiplexer 700_{x-1} outputs the processing result of the operator 120_{x-1} when the instruction $INST_{x-11}$ has been decoded by the instruction decoder 320_{x-11} . On the other hand, the multiplexer 700_{x-1} outputs the value of the stage latch circuit 110_{x-1} when the instruction other than the instruction $INST_{x-11}$ has been input to the instruction decoder 320_{x-11} .

The instruction decoder 320_{x-12} decodes the instruction $INST_{x-12}$ from the stage latch circuit 310_{x-1} . When the instruction $INST_{x-12}$ has been decoded, the operator 220_{x-1} executes the processing according to the instruction $INST_{x-12}$ by using the value of the stage latch circuit 210_{x-1} . A bypass line B_{x-12} guides the value of the stage latch circuit 210_{x-1} to pass through this bypass line to a multiplexer 800_{x-1} without passing through the operator 220_{x-1} . When the instruction

INST_{x-12} has been decoded by the instruction decoder 320_{x-12}, the multiplexer 800_{x-1} outputs the processing result of the operator 220_{x-1}. When the instruction other than the instruction INST_{x-12} has been input to the instruction decoder 320_{x-12}, the multiplexer 800_{x-1} outputs the value of the stage latch circuit 210_{x-1}.

At the x-th-processing stage, the stage latch circuit 110_x, the stage latch circuit 210_x and the stage latch circuit 310_x hold the output value of the multiplexer 700_{x-1}, the output value of the multiplexer 800_{x-1} and the value of the stage latch circuit 310_{x-1} respectively. The instruction decoder 320_x decodes the instruction INST_x from the stage latch circuit 310_x. When the instruction INST_x has been decoded, the operator 120_x executes the processing according to the instruction INST_x by using the value of the stage latch circuit 110_x and the value of the stage latch circuit 210_x, and outputs the processing result to the stage latch circuit 110_{x+1}. When the instruction other than the instruction INST_x has been input, the instruction decoder 320_x converts this into the through instruction SRC₁, and decodes the through instruction SRC₁ to the operator 120_x. When the through instruction SRC₁ has been decoded, the operator 120_x passes only the value of the stage latch circuit 110_x out of the value of the stage latch circuit 110_x and the value of the stage latch circuit 210_x, through this operator.

At the (x+1)-th processing stage, the stage latch circuit

110_{x+1} holds the value of the stage latch circuit 110_x or the processing result of the operator 120_x. The stage latch circuit 310_{x+1} holds the value of the stage latch circuit 310_x. The instruction decoder 320_{x+1} decodes the instruction INST_{x+1} from the stage latch circuit 310_{x+1}. When the instruction INST_{x+1} has been decoded, the operator 120_{x+1} executes the processing according to the instruction INST_{x+1} by using the value of the stage latch circuit 110_{x+1}, and outputs the processing result to the stage latch circuit 110_{x+2}. When the instruction other than the instruction INST_{x+1} has been input, the instruction decoder 320_{x+1} converts this into the through instruction SRC₁, and decodes the through instruction SRC₁ to the operator 120_{x+1}. When the through instruction SRC₁ has been decoded, the operator 120_{x+1} passes the value of the stage latch circuit 110_{x+1} through this operator. Thereafter, the (x+2)-th processing stage (not shown) to the n-th processing stage have similar structures to that of the (x+1)-th processing stage.

At the n-th processing stage, the stage latch circuit 110_n holds the value of the stage latch circuit 110(n-1)-th processing stage (not shown) or the processing result of the operator. The stage latch circuit 310_n holds the value of the stage latch circuit at the (n-1)-th processing stage. The instruction decoder 320_n decodes the instruction INST_n from the stage latch circuit 310_n. When the instruction INST_n has been decoded, the operator 120_n executes the processing according

processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_x$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data
5 $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_x$ are held in the stage latch circuit 110₁, the stage latch circuit 210₁ and the stage latch circuit 310₁ respectively.

At the next step SD2, the instruction $INST_x$ is being held in the stage latch circuit 310₁, and the instruction decoder
10 320₁₁ and the instruction decoder 320₁₂ proceed to step SD5. When the instruction $INST_{11}$ and the instruction $INST_{12}$ are being held in the stage latch circuit 310₁, the instruction decoder 320₁₁ and the instruction decoder 320₁₂ proceed to step SD3. At the step SD3, the instruction decoder 320₁₁ and the instruction
15 decoder 320₁₂ make the multiplexer 700₁ and the multiplexer 800₁ select the operator 120₁ and the operator 220₁.

The instruction decoder 320₁₁ and the instruction decoder 320₁₂ decode the instruction $INST_{11}$ and the instruction $INST_{12}$ to the operator 120₁ and the operator 220₁ respectively. The
20 operator 120₁ and the operator 220₁ thus execute the processing according to the instruction $INST_{11}$ and the instruction $INST_{12}$ by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110₁ and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210₁ respectively. At
25 step SD4, the processing result of the operator 120₁ and the

processing result of the operator 220_1 are held in the stage latch circuit 110_2 and the stage latch circuit 210_2 respectively.

At the step SD5, the instruction decoder 320_{11} and the instruction decoder 320_{12} make the multiplexer 700_1 and the multiplexer 800_1 select the stage latch circuit 110_1 and the stage latch circuit 210_1 respectively. At step SD6, the operator 120_1 and the operator 220_1 do not operate. At step SD7, the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_1 is held in the stage latch circuit 110_2 through the bypass line B_{11} and the multiplexer 700_1 . Similarly, the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_1 is held in the stage latch circuit 210_2 through the bypass line B_{12} and the multiplexer 800_1 .

Thereafter, at the second processing stage to the $(x-2)$ -th processing stage (not shown), stage latch circuits are selected by multiplexers in a similar manner to that of the first processing stage. The first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are then sequentially passed through the respective processing stages. At the second processing stage to the $(x-2)$ -th processing stage, the instruction $INST_x$ is held sequentially in the stage latch circuits.

At the $(x-1)$ -th processing stage, at step SD8, the instruction $INST_x$ is being held in the stage latch circuit 310_{x-1} . Therefore, the instruction decoder 320_{x-11} and the instruction

second processing data $SOURCE_2$) of the stage latch circuit 210_{x-1} is held in the stage latch circuit 110_x through the bypass line B_{x-12} and the multiplexer 800_{x-1} . At this time, the value of the stage latch circuit 310_{x-1} is held in the stage latch circuit

5 310_x .

At the x -th processing stage, at step SD14 (refer to Fig. 11), the instruction $INST_x$ is being held in the stage latch circuit 310_x . Therefore, the instruction decoder 320_x proceeds to step SD15. When the instruction other than the instruction

10 $INST_x$ is being held in the stage latch circuit 310_x , the instruction decoder 320_x proceeds to step SD17. At the step SD17, instruction decoder 320_x converts the instruction other than the instruction $INST_x$ into the through instruction SRC_1 , and proceeds to step SD18. At the step SD18, the instruction

15 decoder 320_x decodes the through instruction SRC_1 to the operator 120_x . The operator 120_x then passes the value of the stage latch circuit 110_x through. At the next step SD19, the value of the stage latch circuit 110_x is held in the stage latch circuit 110_{x+1} .

At the step SD15, the instruction decoder 320_x decodes

20 the instruction $INST_x$ to the operator 120_x . The operator 120_x then executes the processing according to the instruction $INST_x$ by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_x and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_x . At step SD16,

25 the processing result of the operator 120_x is held in the stage

latch circuit 110_{x+1} . At this time, the value (the instruction $INST_x$) of the stage latch circuit 310_x is held in the stage latch circuit 310_{x+1} .

At the $(x+1)$ -th processing stage, at step SD20, the instruction $INST_x$ is being held in the stage latch circuit 310_{x+1} . Therefore, the instruction decoder 320_{x+1} proceeds to step SD23. When the instruction $INST_{x+1}$ is being held in the stage latch circuit 310_{x+1} , the instruction decoder 320_{x+1} proceeds to step SD21. At the step SD21, the instruction decoder 320_{x+1} decodes the instruction $INST_{x+1}$ to the operator 120_{x+1} . The operator 120_{x+1} then executes the processing according to the instruction $INST_{x+1}$ by using the value of the stage latch circuit 110_{x+1} . At step SD22, the processing result of the operator 120_{x+1} is held in the stage latch circuit 110_{x+2} .

At the step SD23, the instruction decoder 320_{x+1} converts the instruction other than the instruction $INST_{x+1}$ (the instruction $INST_x$) into the through instruction SRC_1 , and proceeds to step SD24. At the step SD24, the instruction decoder 320_{x+1} decodes the through instruction SRC_1 to the operator 120_{x+1} . The operator 120_{x+1} then passes the value (the processing result of the operator 120_x) of the stage latch circuit 110_{x+1} through. At the next step SD25, the value of the stage latch circuit 110_{x+1} is held in the stage latch circuit 110_{x+2} . At this time, the value of the stage latch circuit 310_{x+1} is held in the stage latch circuit 310_{x+2} . Thereafter, at the

($x+2$)-th processing stage to the ($n-1$)-th processing stage (not shown), the through instruction SRC_1 is decoded in a similar manner to that of the ($x+1$)-th processing stage. Thus, the processing result of the operator 120_x is sequentially passed
 5 through the respective processing stages. At the ($x+2$)-th processing stage to the ($n-1$)-th processing stage, the instruction $INST_x$ is sequentially held in the stage latch circuits.

At the n -th processing stage, at step SD26 (refer to Fig.
 10 12), the instruction $INST_x$ is being held in the stage latch circuit 310_n . Therefore, the instruction decoder 320_n proceeds to step SD29. When the instruction $INST_n$ is being held in the stage latch circuit 310_n , the instruction decoder 320_n proceeds to step SD27. At the step SD27, instruction decoder 320_n decodes
 15 the instruction $INST_n$ to the operator 120_n . The operator 120_n then executes the processing according to the instruction $INST_n$ by using the value of the stage latch circuit 110_n . At the next step SD28, the processing result of the operator 120_n is held in the stage latch circuit 110_{n+1} .

20 At the step SD29, the instruction decoder 320_n converts the instruction other than the instruction $INST_n$ into the through instruction SRC_1 , and proceeds to step SD30. At the step SD30, the instruction decoder 320_n decodes the through instruction SRC_1 to the operator 120_n . Then, the operator 120_n
 25 passes the value (the processing result of the operator 120_x)

of the stage latch circuit 110_n through this operator. At step SD31, the value of the stage latch circuit 110_n is held in the stage latch circuit 110_{n+1} . At the next step SD32, the processing-result register 500 holds the processing result of the operator 120_x as the processing result of the pipeline operator.

Next, the operation when the instruction $INST_{x+1}$ has been dispatched to the operator 120_{x+1} at the $(x+1)$ -th processing stage will be explained. At the step SD1 shown in Fig. 10, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{x+1}$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{x+1}$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

Thereafter, at the first processing stage to the $(x-1)$ -th processing stage, stage latch circuits are selected by multiplexers in a similar manner to that of the above-described operation (at the step SD2, the step SD5 to the step SD8, and the step SD11 to the step SD13). Thus, the first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are sequentially passed through the respective operators. At the first processing stage to the $(x-1)$ -th processing stage, the

is held in the stage latch circuit 110_{x+2} .

At the n-th processing stage, at the step SD26 (refer to Fig. 12), the instruction $INST_{x+1}$ is being held in the stage latch circuit 310_n . Therefore, the instruction decoder 320_n proceeds to the step SD29. At the step SD29, instruction decoder 320_n converts the instruction $INST_{x+1}$ into the through instruction SRC_1 , and then proceeds to step SD30. At the step SD30, the instruction decoder 320_n decodes the through instruction SRC_1 to the operator 120_n . The operator 120_n passes the value (the processing result of the operator 120_{x+1}) of the stage latch circuit 110_n , through this operator. At step SD31, the value of the stage latch circuit 110_n is held in the stage latch circuit 110_{n+1} . At the next step SD32, the processing-result register 500 holds the processing result of the operator 120_{x+1} as the processing result of the pipeline operator.

As explained above, according to the fourth embodiment, at the time of executing the processing at the x-th processing stage, the through instruction SRC_1 is decoded at the (x+1)-th processing stages to the n-th processing stage. Thus, the processing results of the operator 120_x at the x-th processing stage are passed through. Therefore, it is possible to reduce both the stage latch circuits and the wiring volume at the (x+1)-th processing stage to the n-th processing stage from the conventional levels. As a result, according to the fourth embodiment, it is possible to reduce both hardware volume and

power consumption.

In the first embodiment, there has been explained a case where the operator 120₁ at the first processing stage and the operator 120₂ at the second processing stage shown in Fig. 1 execute the processing respectively based on the instructions (the instruction INST₁ and the instruction INST₂) that have no mutual relationship. However, it is also possible to provide a plurality of operators that execute the processing based on the instruction that has a mutual relationship. The instruction having a mutual relationship means the instruction that is dispatched to both the operator 120₁ and the operator 120₂ and that makes the operator 120₂ execute the processing by using a processing result of the operator 120₁. This case will be explained in detail as a fifth embodiment.

Fig. 13 is a block diagram that shows a structure of a fifth embodiment of the present invention. In this figure, parts corresponding to those in Fig. 1 are attached with identical reference symbols and the explanation will be omitted. However, the functions of the instruction decoder 320₁, the operator 120₁ at the first processing stage, the instruction decoder 320₂ and the operator 120₂ at the second processing stage shown in Fig. 13 are different from the functions of those corresponding parts shown in Fig. 1.

At the first processing stage shown in Fig. 13, the instruction decoder 320₁ decodes an instruction INST₁₂ from the

stage latch circuit 310₁. The instruction INST₁₂ is the instruction dispatched to both the operator 120₁ and the operator 120₂. This instruction INST₁₂ makes the operator 120₂ execute the processing by using the processing result of the operator 120₁. In other words, the instruction INST₁₂ is the instruction that provides a correlation between the processing of the operator 120₁ and the processing of the operator 120₂. When the instruction INST₁₂ has been decoded, the operator 120₁ executes the processing according to the instruction INST₁₂ by using the value (the first processing data SOURCE₁) of the stage latch circuit 110₁ and the value (the second processing data) of the stage latch circuit 210₁. The operator 120₁ then outputs the result of the processing to the stage latch circuit 110₂.

When the instruction other than the instruction INST₁₂ (the instruction INST₂ in this case) has been input, the instruction decoder 320₁ converts this instruction into a through instruction SRC₁, and decodes this through instruction SRC₁ to the operator 120₁. When the through instruction SRC₁ has been decoded, the operator 120₁ passes only the first processing data SOURCE₁ through out of the two processing data (the first processing data SOURCE₁ and the second processing data).

At the second processing stage, the instruction decoder 320₂ decodes the instruction INST₂ in addition to the instruction INST₁₂. In other words, instruction decoder 320₂ decodes the

instruction $INST_{12}$ from the stage latch circuit 310_2 . When the instruction $INST_{12}$ has been decoded, the operator 120_2 executes the processing according to the instruction $INST_{12}$ by using the value (the processing result of the operator 120_1) of the stage latch circuit 110_2 , and outputs the processing result.

The instruction decoder 320_2 decodes the instruction $INST_2$ from the stage latch circuit 310_2 . The instruction $INST_2$ is the instruction to make the operator 120_2 execute the processing independent of the operator 120_1 . When the instruction $INST_2$ has been decoded, the operator 120_2 executes the processing according to the instruction $INST_2$ by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_2 , and outputs the processing result.

The multiplexer 400_2 outputs the processing result of the operator 120_2 when the instruction $INST_{12}$ or the instruction $INST_2$ has been decoded by the instruction decoder 320_2 . On the other hand, the multiplexer 400_2 outputs the value of the stage latch circuit 110_2 when the instruction other than the instruction $INST_{12}$ and the instruction $INST_2$ has been input to the instruction decoder 320_2 . The stage latch circuit 110_3 holds the processing result of the operator 120_2 or the value of the stage latch circuit 110_2 according to the changeover state of the multiplexer 400_2 . A processing-result register 500 holds a value of the stage latch circuit 110_3 , that is, a processing result (a destination operand) of the pipeline

operator.

The operation of the fifth embodiment will be explained with reference to a flowchart shown in Fig. 14. The operation when the instruction $INST_{12}$ has been dispatched will be explained first. At step SE1 shown in Fig. 14, the first processing data $SOURCE_1$, the second processing data and the instruction $INST_{12}$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data $SOURCE_1$, the second processing data and the instruction $INST_{12}$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

At the next step SE2, the instruction decoder 320_1 decides the kind of the instruction held in the stage latch circuit 310_1 . In this case, the instruction $INST_{12}$ is being held in the stage latch circuit 310_1 . Therefore, the instruction decoder 320_1 proceeds to step SE3. At the step SE3, the instruction decoder 320_1 decodes the instruction $INST_{12}$ from the stage latch circuit 310_1 . The operator 120_1 thus executes the processing according to the instruction $INST_{12}$ by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_1 and the value (the second processing data) of the stage latch circuit 210_1 .

At the next step SE4, the processing result of the operator 120_1 is held in the stage latch circuit 110_2 . At this

time, the value (the instruction $INST_{12}$) of the stage latch circuit 310_1 is held in the stage latch circuit 310_2 . At the next step SE8, the instruction $INST_{12}$ is being held in the stage latch circuit 310_2 . Therefore, the instruction decoder 320_2 proceeds to step SE9. When the instruction other than the instruction $INST_{12}$ and the instruction $INST_2$ is being held in the stage latch circuit 310_2 , the instruction decoder 320_2 proceeds to step SE11. At the step SE11, the instruction decoder 320_2 makes the multiplexer 400_2 select the stage latch circuit 110_2 . Thus, at step SE12, the operator 120_2 does not operate. At step SE13, the value of the stage latch circuit 110_2 is held in the stage latch circuit 110_3 through a bypass line B_2 and the multiplexer 400_2 .

At the step SE9, the instruction decoder 320_2 makes the multiplexer 400_2 select the operator 120_2 . The instruction decoder 320_2 decodes the instruction $INST_{12}$ from the stage latch circuit 310_2 . The operator 120_2 then executes the processing according to the instruction $INST_{12}$ by using the value (the processing result of the operator 120_1) of the stage latch circuit 110_2 . At the next step SE10, the processing result of the stage latch circuit 120_2 is held in the stage latch circuit 110_3 . At the next step SE14, the processing-result register 500 holds the processing result of the operator 120_2 as the processing result of the pipeline operator.

The operation when the instruction $INST_2$ has been

dispatched will be explained next. At the step SE1 shown in Fig. 14, the first processing data $SOURCE_1$, the second processing data and the instruction $INST_2$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data $SOURCE_1$, the second processing data and the instruction $INST_2$ are held in the stage latch circuit 110₁, the stage latch circuit 210₁ and the stage latch circuit 310₁ respectively.

At the next step SE2, the $INST_2$ is being held in the stage latch circuit 310₁. Therefore, the instruction decoder 320₁ proceeds to step SE5. At the step SE5, the instruction decoder 320₁ decodes the value (the instruction $INST_2$) of the stage latch circuit 310₁, and converts the instruction $INST_2$ into the through instruction SRC_1 , and then proceeds to step SE6. At the step SE6, the instruction decoder 320₁ decodes the through instruction SRC_1 to the operator 120₁. Thus, the operator 120₁ passes the value (the first processing data $SOURCE_1$) of the stage latch circuit 110₁ through this operator.

At the next step SE7, the value (the first processing data $SOURCE_1$) of the stage latch circuit 110₁ is held in the stage latch circuit 110₂. At this time, the value (the instruction $INST_1$) of the stage latch circuit 310₁ is held in the stage latch circuit 310₂. At the next step SE8, the $INST_2$ is being held in the stage latch circuit 310₂. Therefore, the instruction

decoder 320₂ proceeds to step SE9.

At the step SE9, the instruction decoder 320₂ makes the multiplexer 400₂ select the stage latch circuit 110₂. The instruction decoder 320₂ decodes the instruction INST₂ from the stage latch circuit 310₂. The operator 120₂ then executes the processing according to the instruction INST₂ by using the value (the first processing data SOURCE₁) of the stage latch circuit 110₂. At the next step SE10, the processing result of the stage latch circuit 120₂ is held in the stage latch circuit 110₃. At the next step SE14, the processing-result register 500 holds the processing result of the operator 120₂ as the processing result of the pipeline operator.

As explained above, according to the fifth embodiment, the instruction decoder 320₁ converts the instruction other than the instruction INST₁₂ and the instruction INST₂ into the through instruction SRC₁. The operator 120₁ passes the first processing data SOURCE₁ through this operator. There is provided the bypass line B₂ at the second processing stage. Therefore, it is possible to share the stage latch circuit 110₂ between the operator 120₁ and the operator 120₂, and it is also possible to reduce the wiring volume. As a result, according to the fifth embodiment, the sharing of the stage latch circuit 110₂ makes it possible to reduce both hardware volume and power consumption. Further, according to the fifth embodiment, the operator 120₂ at the second processing stage can execute the processing

independent of the operator 120_1 at the first processing stage.

In the second embodiment, there has been explained a case where the operator 120_1 at the first processing stage and the operator 120_2 at the second processing stage shown in Fig. 3 execute the processing respectively based on the instructions (the instruction $INST_1$ and the instruction $INST_2$) that have no mutual relationship. However, it is also possible to provide a plurality of operators that execute the processing based on the instruction that has a mutual relationship in a similar manner to that of the fifth embodiment. This case will be explained in detail as a sixth embodiment.

Fig. 15 is a block diagram that shows a structure of a sixth embodiment of the present invention. In this drawing, parts corresponding to those in Fig. 3 are attached with identical reference symbols and the explanation will be omitted. However, the functions of the instruction decoder 320_1 , the operator 120_1 at the first processing stage, the instruction decoder 320_2 and the operator 120_2 at the second processing stage shown in Fig. 15 are different from the functions of those parts shown in Fig. 3.

At the first processing stage shown in Fig. 15, the instruction decoder 320_1 decodes an instruction $INST_{12}$ from the stage latch circuit 310_1 . The instruction $INST_{12}$ is the instruction dispatched to both the operator 120_1 and the operator 120_2 . This instruction $INST_{12}$ makes the operator 120_2

execute the processing by using the processing result of the operator 120_1 . In other words, the instruction $INST_{12}$ is the instruction that provides a correlation between the processing of the operator 120_1 and the processing of the operator 120_2 .

5 When the instruction $INST_{12}$ has been decoded, the operator 120_1 executes the processing according to the instruction $INST_{12}$ by using the value (the first processing data) of the stage latch circuit 110_1 and the value (the second processing data) of the stage latch circuit 210_1 . The operator 120_1 then outputs the
10 processing result $RESULT_1$ to the stage latch circuit 110_2 .

The instruction decoder 320_1 decodes the instruction $INST_1$ in addition to the instruction $INST_{12}$. The instruction $INST_1$ is the instruction to make the operator 120_1 execute the processing independent of the operator 120_2 . In other words,
15 instruction decoder 320_1 decodes the instruction $INST_1$ from the stage latch circuit 310_1 . When the instruction $INST_1$ has been decoded, the operator 120_1 executes the processing according to the instruction $INST_1$ by using the value (the first processing data) of the stage latch circuit 110_1 and the value (the second
20 processing data) of the stage latch circuit 210_1 , and outputs the processing result $RESULT_1$.

The multiplexer 400_1 is changeover controlled by the instruction decoder 320_1 . The multiplexer 400_1 outputs the processing result $RESULT_1$ of the operator 120_1 when the
25 instruction $INST_{12}$ or the instruction $INST_1$ has been decoded by

the instruction decoder 320₁. On the other hand, the multiplexer 400₁ outputs the value of the stage latch circuit 110₁ when the instruction other than the instruction INST₁₂ and the instruction INST₁ has been input to the instruction decoder 5 320₁.

At the second processing stage, the instruction decoder 320₂ decodes the instruction INST₁₂ from the stage latch circuit 310₂. When the instruction INST₁₂ has been decoded, the operator 120₂ executes the processing according to the instruction INST₁₂ 10 by using the value (the processing result RESULT₁) of the stage latch circuit 110₂, and outputs the processing result to the stage latch circuit 110₃.

When the instruction other than the instruction INST₁₂ has been input, the instruction decoder 320₂ converts this 15 instruction into the through instruction SRC₁, and decodes this through instruction SRC₁ to the operator 120₂. When the through instruction SRC₁ has been decoded, the operator 120₂ passes the value of the stage latch circuit 110₂ through this operator.

The operation of the fifth embodiment will be explained 20 with reference to a flowchart shown in Fig. 16. The operation when the instruction INST₁₂ has been dispatched will be explained first. At step SF1 shown in Fig. 16, the first processing data, the second processing data and the instruction INST₁₂ are held in the processing-data register 100, the processing-data 25 register 200 and the instruction register 300 respectively.

Thus, the first processing data, the second processing data and the instruction $INST_{12}$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

5 At the next step SF2, the instruction decoder 320_1 decides the kind of the instruction held in the stage latch circuit 310_1 . In this case, the instruction $INST_{12}$ is being held in the stage latch circuit 310_1 . Therefore, the instruction decoder 320_1 proceeds to step SF3. When the instruction other than the
10 instruction $INST_{12}$ and the instruction $INST_1$ is being held in the stage latch circuit 310_1 , the instruction decoder 320_1 proceeds to step SF5. At the step SF5, the instruction decoder 320_1 makes the multiplexer 400_1 select the stage latch circuit 110_1 . At step SF6, the operator 120_1 does not operate. At step
15 SF7, the value (the first processing data) of the stage latch circuit 110_1 is held in the stage latch circuit 110_2 through the bypass line B_1 and the multiplexer 400_1 .

 At the step SF3, the instruction decoder 320_1 makes the multiplexer 400_1 select the operator 120_1 . The instruction
20 decoder 320_1 then decodes the instruction $INST_{12}$ to the operator 120_1 . The operator 120_1 thus executes the processing according to the instruction $INST_{12}$ by using the value (the first processing data) of the stage latch circuit 110_1 and the value (the second processing data) of the stage latch circuit 210_1 .
25 At the next step SF4, the processing result $RESULT_1$ of the

operator 120₁ is held in the stage latch circuit 110₂ through the multiplexer 400₁. In parallel with this, the value (the instruction INST₁₂) of the stage latch circuit 310₁ is held in the stage latch circuit 310₂.

5 At the next step SF8, the instruction decoder 320₂ decides the kind of the instruction held in the stage latch circuit 310₂. In this case, the instruction INST₁₂ is being held in the stage latch circuit 310₂. Therefore, the instruction decoder 320₂ proceeds to step SF9. At the step SF9, the instruction decoder
10 320₂ decodes the instruction INST₁₂ to the operator 120₂. The operator 120₂ then executes the processing according to the instruction INST₁₂ by using the value (the processing result RESULT₁) of the stage latch circuit 110₂. At the next step SF10, the processing result of the operator 120₂ is held in the stage
15 latch circuit 110₃. At the next step SF14, the processing-result register 500 holds the processing result of the operator 120₂ as the processing result of the pipeline operator.

The operation when the instruction INST₁ has been dispatched will be explained next. At the step SF1 shown in
20 Fig. 16, the first processing data, the second processing data and the instruction INST₁ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data, the second processing data and the instruction
25 INST₁ are held in the stage latch circuit 110₁, the stage latch

circuit 210₁ and the stage latch circuit 310₁ respectively.

At the next step SF2, the INST₁ is being held in the stage latch circuit 310₁. Therefore, the instruction decoder 320₁ proceeds to step SF3. At the step SF3, the instruction decoder 320₁ makes the multiplexer 400₁ select the operator 120₁. The multiplexer 320₁ decodes the instruction INST₁ to the operator 120₁. The operator 120₁ thus executes the processing according to the instruction INST₁ by using the value (the first processing data) of the stage latch circuit 110₁ and the value (the second processing data) of the stage latch circuit 210₁. At the next step SF4, the processing result RESULT₁ of the operator 120₁ is held in the stage latch circuit 110₂ through the multiplexer 400₁. In parallel with this, the value (the instruction INST₁) of the stage latch circuit 310₁ is held in the stage latch circuit 310₂.

At the next step SF8, the INST₁ is being held in the stage latch circuit 310₂. Therefore, the instruction decoder 320₂ proceeds to step SF11. At the step SF11, the instruction decoder 320₂ decodes the value (the instruction INST₁) of the stage latch circuit 310₂, and converts the instruction INST₁ into the through instruction SRC₁. Then, the instruction decoder 320₂ proceeds to step SF12. At the step SF12, the instruction decoder 320₂ decodes the through instruction SRC₁ to the operator 120₂. The operator 120₂ then passes the value (the processing result RESULT₁) of the stage latch circuit 110₂

through this operator. At the next step SF13, the value (the processing result $RESULT_1$) of the stage latch circuit 110_2 is held in the stage latch circuit 110_3 . At the next step SF14, the processing-result register 500 holds the processing result $RESULT_1$ of the operator 120_1 as the processing result of the pipeline operator.

As explained above, according to the sixth embodiment, the multiplexer 400_1 is provided at the first processing stage, and the value of the stage latch circuit 110_1 or the processing result of the operator 120_1 is held in the stage latch circuit 110_2 . At the same time, the instruction decoder 320_2 converts the instruction other than the instruction $INST_{12}$ into the through instruction SRC_1 , and the operator 120_2 passes the processing result $RESULT_1$ of the operator 120_1 through this operator. Therefore, it is possible to reduce both the stage latch circuits and the wiring volume at the downstream of the operator 120_2 . As a result, according to the sixth embodiment, it is possible to reduce both hardware volume and power consumption. Further, according to the sixth embodiment, the operator 120_1 at the first processing stage can execute the processing independent of the operator 120_2 at the second processing stage.

In the third embodiment, there has been explained a case where at the first processing stage to the n-th processing stage shown in Fig. 5, the operators execute the processing based on

the instructions that have no mutual relationship. However, it is also possible to provide a plurality of operators that execute the processing based on the instruction that has a mutual relationship. This case will be explained in detail as a seventh embodiment.

Fig. 17 and Fig. 18 are block diagrams that show a structure of a seventh embodiment of the present invention. In these figures, parts corresponding to those in Fig. 5 are attached with identical reference symbols and the explanation will be omitted. Fig. 17 shows (r-1)-th processing stage, r-th processing stage, (r+1)-th processing stage and s-th processing stage ($1 < r < s < n$) in place of the (x-1)-th processing stage to the (x+1)-th processing stage shown in Fig. 5. The structures of the (r-1)-th processing stage, the r-th processing stage, and the (r+1)-th processing stage (the s-th processing stage) shown in Fig. 17 are similar to the structures of the (x-1)-th processing stage, the x-th processing stage and the (x+1)-th processing stage shown in Fig. 5 respectively. However, the functions of the instruction decoders at the (r-1)-th processing stage, the r-th processing stage, and the (r+1)-th processing stage shown in Fig. 17 are different from the functions of the instruction decoders shown in Fig. 5.

In other words, at the (r-1)-th processing stage shown in Fig. 17, the stage latch circuit 110_{x-1} holds the first

processing data $SOURCE_1$ or the processing result of the $(r-2)$ -th processing stage (not shown). The stage latch circuit 210_{r-1} holds the second processing data $SOURCE_2$ or the processing result of the $(r-2)$ -th processing stage (not shown). The stage latch circuit 310_{r-1} holds the value of the stage latch circuit at the $(r-2)$ -th processing stage (not shown). The instruction decoder 320_{r-11} decodes the instruction $INST_{r-11}$ from the stage latch circuit 310_{r-1} .

When the instruction $INST_{r-11}$ has been decoded, the operator 120_{r-1} executes the processing according to the instruction $INST_{r-11}$ by using the value of the stage latch circuit 110_{r-1} and outputs the result of the processing to the stage latch circuit 110_r . When the instruction other than the instruction $INST_{r-11}$ has been input, the instruction decoder 320_{r-11} converts this instruction into a through instruction SRC_1 , and decodes this through instruction SRC_1 to the operator 120_{r-1} . When the through instruction SRC_1 has been decoded, the operator 120_{r-1} passes the value of the stage latch circuit 110_{r-1} through this operator.

The instruction decoder 320_{r-12} decodes the instruction $INST_{r-12}$ from the stage latch circuit 310_{r-1} . When the instruction $INST_{r-12}$ has been decoded, the operator 220_{r-1} executes the processing according to the instruction $INST_{r-12}$ by using the value of the stage latch circuit 210_{r-1} and outputs the result of the processing to the stage latch circuit 210_r .

processing stage) among the n processing stages (the first processing stage to the n -th processing stage) shown in Fig. 17 and Fig. 18. When the instruction $INST_{rs}$ has been decoded, the operator 120_r executes the processing according to the instruction $INST_{rs}$ by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_r and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_r , and outputs the result of the processing to the stage latch circuit 110_{r+1} .

The instruction decoder 320_r decodes the instruction $INST_r$ from the stage latch circuit 310_r . The instruction $INST_r$ is the instruction to make the operator 120_r execute the processing independent of the operators at other processing stages. When the instruction $INST_r$ has been decoded, the operator 120_r executes the processing according to the instruction $INST_r$ by using the value of the stage latch circuit 110_r , and outputs the processing result.

When the instruction other than the instruction $INST_{rs}$ and the instruction $INST_r$ has been input, the instruction decoder 320_r converts this instruction into the through instruction SRC_1 , and decodes this instruction SRC_1 to the operator 120_r . When the through instruction SRC_1 has been decoded, the operator 120_r passes only the value of the stage latch circuit 110_r through, out of the value of the stage latch circuit 110_r and the value of the stage latch circuit 210_r .

The structures of the $(r+1)$ -th processing stage through the s -th processing stage to the $(n-1)$ -th processing stage (not shown) are similar to that of the $(x+1)$ -th processing stage shown in Fig. 5. However, the functions of the instruction decoder 320_{r+1} to the instruction decoder 320_s , shown in Fig. 17 and Fig. 18 are different from the function of the instruction decoder 320_{x+1} shown in Fig. 5 as described later.

At the $(r+1)$ -th processing stage, the stage latch circuit 110_{r+1} holds the first processing data $SOURCE_1$ or the processing result of the operator 120_r at the r -th processing stage. The stage latch circuit 310_{r+1} holds the value of the stage latch circuit 310_r . The instruction decoder 320_{r+1} decodes the instruction $INST_{rs}$ from the stage latch circuit 310_{r+1} . When the instruction $INST_{rs}$ has been decoded, the operator 120_{r+1} executes the processing according to the instruction $INST_{rs}$ by using the value (the processing result of the operator 120_r) of the stage latch circuit 110_{r+1} , and outputs the processing result to the multiplexer 400_{r+1} .

The instruction decoder 320_{r+1} decodes the instruction $INST_{r+1}$ from the stage latch circuit 310_{r+1} . The instruction $INST_{r+1}$ is the instruction to make the operator 120_{r+1} execute the processing independent of the operators at other processing stages. When the instruction $INST_{r+1}$ has been decoded, the operator 120_{r+1} executes the processing according to the instruction $INST_{r+1}$ by using the value of the stage latch circuit

110_{r+1}, and outputs the processing result. A bypass line B_{r+1} is provided in parallel with the operator 120_{r+1}, and guides the value of the stage latch circuit 110_{r+1} to pass through this bypass line to a multiplexer 400_{r+1} without passing through the
 5 operator 120_{r+1}.

The multiplexer 400_{r+1} is changeover controlled by the instruction decoder 320_{r+1}. The multiplexer 400_{r+1} outputs one of the processing result of the operator 120_{r+1} and the value of the stage latch circuit 110_{r+1}. Specifically, the
 10 multiplexer 400_{r+1} outputs the processing result of the operator 120_{r+1} when the instruction INST_{rs} or the instruction INST_{r+1} has been decoded by the instruction decoder 320_{r+1}. On the other hand, the multiplexer 400_{r+1} outputs the value of the stage latch circuit 110_{r+1} when the instruction other than the instruction
 15 INST_{rs} and the instruction INST_{r+1} has been input to the instruction decoder 320_{r+1}. The stage latch circuit 110_{r+2} holds the processing result of the operator 120_{r+1} or the value of the stage latch circuit 110_{r+1} according to the changeover state of the multiplexer 400_{r+1}. The stage latch circuit 110_{r+2} and the
 20 stage latch circuit 310_{r+2} are provided between the (r+1)-th processing stage and the (r+2)-th processing stage (not shown) respectively, and they hold the output of the multiplexer 400_{r+1} and the value of the stage latch circuit 310_{r+1} respectively. The (r+2)-th processing stage to the s-th processing stage have
 25 similar structures to that of the (r+1)-th processing stage.

In other words, at the s -th processing stage shown in Fig. 18, the stage latch circuit 110_s holds the first processing data $SOURCE_1$ or the processing result of the operator at the $(s-1)$ -th processing stage (not shown). The stage latch circuit 310_s holds the value of the stage latch circuit 310_{s-1} (not shown). The instruction decoder 320_s decodes the instruction $INST_{rs}$ from the stage latch circuit 310_s . When the instruction $INST_{rs}$ has been decoded, the operator 120_s executes the processing according to the instruction $INST_{rs}$ by using the value of the stage latch circuit 110_s , and outputs the processing result to the multiplexer 400_s .

The instruction decoder 320_s decodes the instruction $INST_s$ from the stage latch circuit 310_s . The instruction $INST_s$ is the instruction to make the operator 120_s execute the processing independent of the operators at other processing stages. When the instruction $INST_s$ has been decoded, the operator 120_s executes the processing according to the instruction $INST_s$ by using the value of the stage latch circuit 110_s , and outputs the processing result. A bypass line B_s is provided in parallel with the operator 120_s , and guides the value of the stage latch circuit 110_s to pass through this bypass line to the multiplexer 400_s without passing through the operator 120_s .

The multiplexer 400_s is changeover controlled by the instruction decoder 320_s . The multiplexer 400_s outputs the processing result of the operator 120_s or the value of the stage

latch circuit 110_s . Specifically, the multiplexer 400_s outputs the processing result of the operator 120_s when the instruction $INST_{rs}$ or the instruction $INST_s$ has been decoded by the instruction decoder 320_s . On the other hand, the multiplexer

5 400_s outputs the value of the stage latch circuit 110_s when the instruction other than the instruction $INST_{rs}$ and the instruction $INST_s$ has been input to the instruction decoder 320_s . The stage latch circuit 110_{s+1} holds the processing result of the operator 120_s or the value of the stage latch circuit 110_s

10 according to the changeover state of the multiplexer 400_s . The stage latch circuit 110_{s+1} and the stage latch circuit 310_{s+1} are provided between the s -th processing stage and the $(s+1)$ -th processing stage (not shown) respectively, and they hold the output of the multiplexer 400_s and the value of the stage latch

15 circuit 310_s respectively.

The operation of the seventh embodiment will be explained with reference to flowcharts shown in Fig. 19 to Fig. 21. The operation when the instruction $INST_{rs}$ has been dispatched to the operator 120_r at the r -th processing stage to the operator

20 120_s at the s -th processing stage will be explained first. At step SG1 shown in Fig. 19, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{rs}$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300

25 respectively. Thus, the first processing data $SOURCE_1$, the

second processing data $SOURCE_2$ and the instruction $INST_{rs}$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

At the next step SG2, the instruction decoder 320_{11} and the instruction decoder 320_{12} decide the kind of the instruction held in the stage latch circuit 310_1 . In this case, the instruction $INST_{rs}$ is being held in the stage latch circuit 310_1 . Therefore, the instruction decoder 320_{11} and the instruction decoder 320_{12} proceed to step SG5. When the instruction $INST_{11}$ and the instruction $INST_{12}$ are being held in the stage latch circuit 310_1 , the instruction decoder 320_{11} and the instruction decoder 320_{12} proceed to step SG3. In this case, the processing similar to that of the step SC3 and the step SC4 (refer to Fig. 6) is carried out at the step SG3 and at step SG4 respectively.

At the step SG5, the instruction decoder 320_{11} and the instruction decoder 320_{12} convert the instruction $INST_{rs}$ into the through instruction SRC_1 and the through instruction SRC_2 respectively. The instruction decoder 320_{11} and the instruction decoder 320_{12} then proceed to step SG6. At the step SG6, the instruction decoder 320_{11} and the instruction decoder 320_{12} decode the through instruction SRC_1 and the through instruction SRC_2 to the operator 120_1 and the operator 220_1 respectively. The operator 120_1 and the operator 220_1 then pass the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_1 and the value (the second processing data $SOURCE_2$)

of the stage latch circuit 210_1 through the respective operators.

At the next step SG7, the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_1 and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_1 are held in the stage latch circuit 110_2 and the stage latch circuit 210_2 respectively. The value (the instruction $INST_{rs}$) of the stage latch circuit 310_1 is held in the stage latch circuit 310_2 . Thereafter, at the second processing stage to the $(r-2)$ -th processing stage (not shown), the through instruction SRC_1 and the through instruction SRC_2 are decoded respectively. The first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are then sequentially passed through the respective processing stages, in a similar manner to that of the first processing stage. At the second processing stage to the $(r-2)$ -th processing stage, the instruction $INST_{rs}$ is held sequentially in the stage latch circuits.

At the $(r-1)$ -th processing stage, at step SG8, the instruction $INST_{rs}$ is being held in the stage latch circuit 310_{r-1} .

Therefore, the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} proceed to step SG11. When the instruction $INST_{r-11}$ and the instruction $INST_{r-12}$ are being held in the stage latch circuit 310_{r-1} , the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} proceed to step SG9. At the step SG9, instruction decoder 320_{r-11} and the instruction decoder 320_{r-12}

₁₂ decode the instruction $INST_{r-11}$ and the instruction $INST_{r-12}$ to the operator 120_{r-1} and the operator 220_{r-1} respectively. The operator 120_{r-1} and the operator 220_{r-1} then execute the processing corresponding to the instruction $INST_{r-11}$ and the instruction $INST_{r-12}$ by using the value of the stage latch circuit 110_{r-1} and the value of the stage latch circuit 210_{r-1} respectively. At step SG10, the processing result of the operator 120_{r-1} and the processing result of the operator 220_{r-1} are held in the stage latch circuit 110_r and the stage latch circuit 210_r respectively.

At the step SG11, the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} decode the instruction $INST_{rs}$ into the through instruction SRC_1 and the through instruction SRC_2 respectively. The instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} then proceed to step SG12. At the step SG12, the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} decode the through instruction SRC_1 and the through instruction SRC_2 to the operator 120_{r-1} and the operator 220_{r-1} respectively. The operator 120_{r-1} and the operator 220_{r-1} then pass the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_{r-1} and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_{r-1} through the respective operators.

At the next step SG13, the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_{r-1} and the value (the second processing data $SOURCE_2$) of the stage latch circuit

210_{r-1} are held in the stage latch circuit 110_r and the stage latch circuit 210_r respectively. The value (the instruction INST_{rs}) of the stage latch circuit 310_{r-1} is held in the stage latch circuit 310_r.

5 At the r-th processing stage, at step SG14 (refer to Fig. 20), the instruction INST_{rs} is being held in the stage latch circuit 310_r. Therefore, the instruction decoder 320_r proceeds to step SG15. When the instruction other than the instruction INST_{rs} and the instruction INST_r is being held in the stage latch
10 circuit 310_r, the instruction decoder 320_r proceeds to step SG17. At the step SG17, instruction decoder 320_r converts the instruction other than the instruction INST_{rs} and the instruction INST_r into the through instruction SRC₁, and proceeds to step SG18. At the step SG18, the instruction
15 decoder 320_r decodes the through instruction SRC₁ to the operator 120_r. The operator 120_r then passes the value of the stage latch circuit 110_r through. At the next step SG19, the value of the stage latch circuit 110_r is held in the stage latch circuit 110_{r+1}.

 At the step SG15, the instruction decoder 320_r decodes
20 the instruction INST_{rs} to the operator 120_r. The operator 120_r then executes the processing according to the instruction INST_{rs} by using the value (the first processing data SOURCE₁) of the stage latch circuit 110_r and the value (the second processing data SOURCE₂) of the stage latch circuit 210_r. At step SG16,
25 the processing result of the operator 120_r is held in the stage

latch circuit 110_{r+1} . At this time, the value (the instruction $INST_{rs}$) of the stage latch circuit 310_r is held in the stage latch circuit 310_{r+1} .

At the $(r+1)$ -th processing stage, at step SG20, the instruction $INST_{rs}$ is being held in the stage latch circuit 310_{r+1} . Therefore, the instruction decoder 320_{r+1} proceeds to step SG21. When the instruction $INST_{rs}$ and the instruction $INST_{r+1}$ are being held in the stage latch circuit 310_{r+1} , the instruction decoder 320_{r+1} proceeds to step SG23. At the step SG23, the instruction decoder 320_{r+1} makes the multiplexer 400_{r+1} select the stage latch circuit 110_{r+1} . At step SG24, the operator 120_{r+1} does not operate. At step SG25, the value of the stage latch circuit 110_{r+1} is held in the stage latch circuit 110_{r+2} through the bypass line B_{r+1} and the multiplexer 400_{r+1} .

At the step SG21, the instruction decoder 320_{r+1} makes the multiplexer 400_{r+1} select the operator 120_{r+1} . The instruction decoder 320_{r+1} decodes the value of the stage latch circuit 310_{r+1} , and then decodes the instruction $INST_{rs}$ to the operator 120_{r+1} . The operator 120_{r+1} then executes the processing according to the instruction $INST_{rs}$ by using the value of the stage latch circuit 110_{r+1} . At the next step SG22, the processing result of the operator 120_{r+1} is held in the stage latch circuit 110_{r+2} . Thereafter, at the $(r+2)$ -th processing stage to the $(s-1)$ -th processing stage (not shown), the instruction $INST_{rs}$ is decoded and a stage latch circuit is selected by the multiplexer in a

similar manner to that of the $(r+1)$ -th processing stage. At each processing stage, each operator executes the processing based on the instruction $INST_{rs}$. At the $(r+2)$ -th processing stage to the $(s-1)$ -th processing stage, the instruction $INST_{rs}$ is sequentially held in the stage latch circuits.

At the s -th processing stage shown in Fig. 18, at step SG26 (refer to Fig. 21), the instruction $INST_{rs}$ is being held in the stage latch circuit 310_s . Therefore, the instruction decoder 320_s proceeds to step SG27. When the instruction other than the instruction $INST_{rs}$ and the instruction $INST_s$ is being held in the stage latch circuit 310_s , the instruction decoder 320_s proceeds to step SG29. At the step SG29, instruction decoder 320_s makes the multiplexer 400_s select the stage latch circuit 110_s . Thus, at step SG30, the operator 120_s does not operate. At step SG31, the value of the stage latch circuit 110_s is held in the stage latch circuit 110_{s+1} through the bypass line B_s and the multiplexer 400_s .

At the step SG27, instruction decoder 320_s makes the multiplexer 400_s select the operator 120_s . The instruction decoder 320_s decodes the instruction $INST_{rs}$ to the operator 120_s . The operator 120_s then executes the processing according to the instruction $INST_{rs}$ by using the value (the processing result of the operator at the $(s-1)$ -th processing stage) of the stage latch circuit 110_s . At the next step SG28, the processing result of the operator 120_s is held in the stage latch circuit 110_{s+1} .

circuit 110_n is held in the stage latch circuit 110_{n+1} through the bypass line B_n and the multiplexer 400_n . At the next step SG38, the processing-result register 500 holds the processing result of the operator 120_s as the processing result of the pipeline operator.

Next, there will be explained the operation in the case where an instruction has been dispatched (hereinafter to be referred to as an instruction $INST_x$) to make an operator at one processing stage (hereinafter to be referred to as an x -th processing stage) execute the processing independent of other operators among the m processing stages (the r -th processing stage to the s -th processing stage) shown in Fig. 17 and Fig. 18. As one example, there will be explained the case where the x -th processing stage and the instruction $INST_x$ are the $(r+1)$ -th processing stage and the instruction $INST_{r+1}$ shown in Fig. 17 respectively. At step SG1 shown in Fig. 19, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{r+1}$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{r+1}$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

At the next step SG2, the instruction decoder 320_{11} and the instruction decoder 320_{12} decide the kind of the instruction

held in the stage latch circuit 310_1 . In this case, the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_1 . Therefore, the instruction decoder 320_{11} and the instruction decoder 320_{12} proceed to the step SG5. At the step SG5 to the
 5 step SG7, the through instruction SRC_1 and the through instruction SRC_2 are decoded respectively, and the first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are held in the stage latch circuit 110_2 and the stage latch circuit 210_2 respectively, in a similar manner to that described
 10 above. The instruction $INST_{r+1}$ is held in the stage latch circuit 310_2 .

Thereafter, at the second processing stage to the (r-2)-th processing stage (not shown), the through instruction SRC_1 and the through instruction SRC_2 are decoded respectively, in
 15 a similar manner to that of the first processing stage. The first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are then sequentially passed through the respective processing stages. At the second processing stage to the (r-2)-th processing stage, the instruction $INST_{r+1}$ is held
 20 sequentially in the stage latch circuits.

At the (r-1)-th processing stage, at the step SG8, the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_{r-1} . Therefore, the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} proceed to step SG11. At the step SG11 to the
 25 step SG13, the through instruction SRC_1 and the through

instruction SRC_2 are decoded respectively. Further, the first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are held in the stage latch circuit 110_r and the stage latch circuit 210_r respectively, in a similar manner to that described above. The instruction $INST_{r+1}$ is held in the stage latch circuit 310_r .

At the r -th processing stage, at the step SG14 (refer to Fig. 20), the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_r . Therefore, the instruction decoder 320_r proceeds to the step SG17. At the step SG17 to the step SG19, the through instruction SRC_1 is decoded, and the first processing data $SOURCE_1$ is held in the stage latch circuit 110_{r+1} , in a similar manner to that described above. The instruction $INST_{r+1}$ is held in the stage latch circuit 310_{r+1} .

At the $(r+1)$ -th processing stage, at the step SG20, the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_{r+1} . Therefore, the instruction decoder 320_{r+1} proceeds to the step SG21. At the step SG21, the instruction decoder 320_{r+1} makes the multiplexer 400_{r+1} select the operator 120_{r+1} . The instruction decoder 320_{r+1} decodes the value of the stage latch circuit 310_{r+1} , and then decodes the instruction $INST_{r+1}$ to the operator 120_{r+1} . The operator 120_{r+1} then executes the processing according to the instruction $INST_{r+1}$ by using the value of the stage latch circuit 110_{r+1} . At the next step SG22, the processing result of the operator 120_{r+1} is held in the stage

latch circuit 110_{r+2} . Thereafter, at the $(r+2)$ -th processing stage to the $(s-1)$ -th processing stage (not shown), a stage latch circuit is selected by the multiplexer. The processing result of the operator 120_{r+1} at the $(r+1)$ -th processing stage is sequentially passed through each processing stage. At the $(r+2)$ -th processing stage to the $(s-1)$ -th processing stage, the instruction $INST_{r+1}$ is sequentially held in the stage latch circuits.

At the s -th processing stage, at the step SG26 (refer to Fig. 21), the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_s . Therefore, the instruction decoder 320_s proceeds to the step SG29. At the step SG29 to the step SG31, the stage latch circuit 110_s is selected by the multiplexer 400_s in a similar manner to that explained above. Further, the processing result of the operator 120_{r+1} at the $(r+1)$ -th processing stage is held in the stage latch circuit 110_{s+1} . Thereafter, at the $(s+1)$ -th processing stage to the $(n-1)$ -th processing stage (not shown), a stage latch circuit is selected by the multiplexer. The processing result of the operator 120_{r+1} at the $(r+1)$ -th processing stage is sequentially passed through each processing stage. At the $(s+1)$ -th processing stage to the $(n-1)$ -th processing stage, the instruction $INST_{r+1}$ is sequentially held in the stage latch circuits.

At the n -th processing stage, at the step SG32, the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_n .

Therefore, the instruction decoder 320_n proceeds to the step SG35. At the step SG35 to the step SG38, the stage latch circuit 110_n is selected by the multiplexer 400_n in a similar manner to that explained above. Thus, the processing-result register

5 500 holds the processing result of the operator 120_{r+1} at the $(r+1)$ -th processing stage.

As explained above, according to the seventh embodiment, at the time of executing the processing at the r -th processing stage to the s -th processing stage, the through instruction SRC_1 and the through instruction SRC_2 are decoded respectively at

10 the first processing stage to the $(r-1)$ -th processing stage. Thus, the first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are passed through. Therefore, it is possible to reduce both the stage latch circuits and the wiring

15 volume at the first processing stage to the $(r-1)$ -th processing stage from the conventional levels. As a result, according to the seventh embodiment, it is possible to reduce both hardware volume and power consumption. Further, according to the seventh embodiment, it is possible to make one operator at one

20 processing stage execute the processing independent of other operators among the r -th processing stage to the s -th processing stage.

In the seventh embodiment, there has been explained a case where one operator at one processing stage executes the

25 processing independent of other operators among the m

processing stages from the r-th processing stage to the s-th processing stage shown in Fig. 17 and Fig. 18. However, it is also possible to make only one operator at one specific processing stage execute the processing. Further, in the seventh embodiment, it is also possible to make each of the operators at the x-th processing stage to the (x+p)-th processing stage execute the processing independent of other operators among the m processing stages from the r-th processing stage to the s-th processing stage ($p \leq s - r$).

In the fourth embodiment, there has been explained a case where at the first processing stage to the n-th processing stage shown in Fig. 9, the operators execute the processing based on the instructions that have no mutual relationship. However, it is also possible to provide a plurality of operators that execute the processing based on the instruction that has a mutual relationship. This case will be explained in detail as an eighth embodiment.

Fig. 22 and Fig. 23 are block diagrams that show a structure of an eighth embodiment of the present invention. In these figures, parts corresponding to those in Fig. 9 are attached with identical reference symbols and the explanation will be omitted. Fig. 22 and Fig. 23 show (r-1)-th processing stage, r-th processing stage, (r+1)-th processing stage and s-th processing stage ($1 < r < s < n$) in place of the (x-1)-th processing stage to the (x+1)-th processing stage shown in Fig.

9. The structures of the $(r-1)$ -th processing stage, the r -th processing stage, and the $(r+1)$ -th processing stage (the s -th processing stage) shown in Fig. 22 and Fig. 23 are similar to the structures of the $(x-1)$ -th processing stage, the x -th processing stage and the $(x+1)$ -th processing stage shown in Fig. 9 respectively. However, the functions of the instruction decoders at the $(r-1)$ -th processing stage, the r -th processing stage, and the $(r+1)$ -th processing stage (the s -th processing stage) shown in Fig. 22 and Fig. 23 are different from the functions of the instruction decoders shown in Fig. 9.

In other words, at the $(r-1)$ -th processing stage shown in Fig. 22, the stage latch circuit 110_{r-1} holds the first processing data $SOURCE_1$ or the processing result of the $(r-2)$ -th processing stage (not shown). The stage latch circuit 210_{r-1} holds the second processing data $SOURCE_2$ or the processing result of the $(r-2)$ -th processing stage (not shown). The stage latch circuit 310_{r-1} holds the value of the stage latch circuit at the $(r-2)$ -th processing stage (not shown). The instruction decoder 320_{r-1} decodes the instruction $INST_{r-1}$ from the stage latch circuit 310_{r-1} . When the instruction $INST_{r-1}$ has been decoded, the operator 120_{r-1} executes the processing according to the instruction $INST_{r-1}$ by using the value of the stage latch circuit 110_{r-1} . A bypass line B_{r-1} guides the value of the stage latch circuit 110_{r-1} to pass through this bypass line to a multiplexer 700_{r-1} without passing through the operator 120_{r-1} .

1.

The multiplexer 700_{r-1} is changeover controlled by the instruction decoder 320_{r-11} . The multiplexer 700_{r-1} outputs the processing result of the operator 120_{r-1} when the instruction $INST_{r-11}$ has been decoded by the instruction decoder 320_{r-11} . On the other hand, the multiplexer 700_{r-1} outputs the value of the stage latch circuit 110_{r-1} when the instruction other than the instruction $INST_{r-11}$ has been input to the instruction decoder 320_{r-11} .

The instruction decoder 320_{r-12} decodes the instruction $INST_{r-12}$ from the stage latch circuit 310_{r-1} . When the instruction $INST_{r-12}$ has been decoded, the operator 220_{r-1} executes the processing according to the instruction $INST_{r-12}$ by using the value of the stage latch circuit 210_{r-1} . A bypass line B_{r-12} guides the value of the stage latch circuit 210_{r-1} to pass through this bypass line to a multiplexer 800_{r-1} without passing through the operator 220_{r-1} . The multiplexer 800_{r-1} outputs the processing result of the operator 220_{r-1} when the instruction $INST_{r-12}$ has been decoded by the instruction decoder 320_{r-12} . On the other hand, the multiplexer 800_{r-1} outputs the value of the stage latch circuit 210_{r-1} when the instruction other than the instruction $INST_{r-12}$ has been input to the instruction decoder 320_{r-12} .

At the r -th processing stage, the stage latch circuit 110_r , the stage latch circuit 210_r and the stage latch circuit 310_r

hold the output value of the multiplexer 700_{r-1} , the output value of the multiplexer 800_{r-1} and the value of the stage latch circuit 310_{r-1} respectively. The instruction decoder 320_r decodes the instruction $INST_{rs}$ from the stage latch circuit 310_r . The
5 instruction $INST_{rs}$ is the instruction dispatched to the operator 120_r to the operator 120_s at the r -th processing stage to the s -th processing stage (refer to Fig. 23) in a similar manner to that of the seventh embodiment. This instruction $INST_{rs}$ provides a correlation between the processing of the operator
10 120_r and the processing of the operator 120_s . The number of stages from the r -th processing stage to the s -th processing stage is $m(s-r+1)$.

In other words, the instruction $INST_{rs}$ is the instruction for providing a correlation of the processing between the m
15 processing stages (the r -th processing stage to the s -th processing stage) among the n processing stages (the first processing stage to the n -th processing stage). When the instruction $INST_{rs}$ has been decoded, the operator 120_r executes the processing according to the instruction $INST_{rs}$ by using the
20 value (the first processing data $SOURCE_1$) of the stage latch circuit 110_r and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_r , and outputs the result of the processing to the stage latch circuit 110_{r+1} .

The instruction decoder 320_r decodes the instruction $INST_r$
25 from the stage latch circuit 310_r . The instruction $INST_r$ is the

instruction to make the operator 120_r execute the processing independent of the operators at other processing stages. When the instruction $INST_r$ has been decoded, the operator 120_r executes the processing according to the instruction $INST_r$ by using the value of the stage latch circuit 110_r , and outputs the processing result.

When the instruction other than the instruction $INST_{rs}$ and the instruction $INST_r$ has been input, the instruction decoder 320_r converts this instruction into the through instruction SRC_1 , and decodes this instruction SRC_1 to the operator 120_r . When the through instruction SRC_1 has been decoded, the operator 120_r passes only the value of the stage latch circuit 110_r through, out of the value of the stage latch circuit 110_r and the value of the stage latch circuit 210_r .

The structures of the $(r+1)$ -th processing stage to the s -th processing stage are similar to that of the $(x+1)$ -th processing stage shown in Fig. 9. However, the functions of the instruction decoder 320_{r+1} to the instruction decoder 320_s shown in Fig. 22 and Fig. 23 are different from the function of the instruction decoder 320_{x+1} shown in Fig. 9 as described later.

At the $(r+1)$ -th processing stage, the stage latch circuit 110_{r+1} holds the value of the stage latch circuit 110_r or the processing result of the operator 120_r . The stage latch circuit 310_{r+1} holds the value of the stage latch circuit 310_r . The

instruction decoder 320_{r+1} decodes the instruction $INST_{rs}$ from the stage latch circuit 310_{r+1} . When the instruction $INST_{rs}$ has been decoded, the operator 120_{r+1} executes the processing according to the instruction $INST_{rs}$ by using the value of the stage latch circuit 110_{r+1} , and outputs the processing result to the stage latch circuit 110_{r+2} .

The instruction decoder 320_{r+1} decodes the instruction $INST_{r+1}$ from the stage latch circuit 310_{r+1} . The instruction $INST_{r+1}$ is the instruction to make the operator 120_{r+1} execute the processing independent of the operators at other processing stages. When the instruction $INST_{r+1}$ has been decoded, the operator 120_{r+1} executes the processing according to the instruction $INST_{r+1}$ by using the value of the stage latch circuit 110_{r+1} , and outputs the processing result.

When the instruction other than the instruction $INST_{rs}$ and the instruction $INST_{r+1}$ has been input, the instruction decoder 320_{r+1} converts this instruction into a through instruction SRC_1 , and decodes this through instruction SRC_1 to the operator 120_{r+1} . When the through instruction SRC_1 has been decoded, the operator 120_{r+1} passes the value of the stage latch circuit 110_{r+1} through this operator. The $(r+2)$ -th processing stage (not shown) to the s -th processing stage have similar structures to that of the $(r+1)$ -th processing stage.

In other words, at the s -th processing stage shown in Fig. 23, the stage latch circuit 110_s holds the value of the stage

latch circuit at the $(s-1)$ -th processing stage (not shown) or the processing result of the operator. The instruction decoder 320_s decodes the instruction $INST_{rs}$ from the stage latch circuit 310_s. When the instruction $INST_{rs}$ has been decoded, the operator 5 120_s executes the processing according to the instruction $INST_{rs}$ by using the value of the stage latch circuit 110_s, and outputs the processing result to the stage latch circuit 110_{s+1}.

The instruction decoder 320_s decodes the instruction $INST_s$ from the stage latch circuit 310_s. The instruction $INST_s$ is the 10 instruction to make the operator 120_s execute the processing independent of the operators at other processing stages. When the instruction $INST_s$ has been decoded, the operator 120_s executes the processing according to the instruction $INST_s$ by using the value of the stage latch circuit 110_s, and outputs 15 the processing result.

When the instruction other than the instruction $INST_{rs}$ and the instruction $INST_s$ has been input, the instruction decoder 320_s converts this instruction into the through instruction SRC_1 , and decodes this through instruction SRC_1 to 20 the operator 120_s. When the through instruction SRC_1 has been decoded, the operator 120_s passes the value of the stage latch circuit 110_s through this operator. The stage latch circuit 110_{s+1} and the stage latch circuit 310_{s+1} hold the output value of the operator 120_s and the value of the stage latch circuit 25 310_s respectively.

The operation of the eighth embodiment will be explained with reference to flowcharts shown in Fig. 24 to Fig. 26. The operation when the instruction $INST_{rs}$ has been dispatched to the operator 120_r at the r -th processing stage to the operator 120_s at the s -th processing stage will be explained first. At step SH1 shown in Fig. 24, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{rs}$ are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data $SOURCE_1$, the second processing data $SOURCE_2$ and the instruction $INST_{rs}$ are held in the stage latch circuit 110_1 , the stage latch circuit 210_1 and the stage latch circuit 310_1 respectively.

At the next step SH2, the instruction decoder 320_{11} and the instruction decoder 320_{12} decide the kind of the instruction held in the stage latch circuit 310_1 . In this case, the instruction $INST_{rs}$ is being held in the stage latch circuit 310_1 . Therefore, the instruction decoder 320_{11} and the instruction decoder 320_{12} proceed to step SH5. When the instruction $INST_{11}$ and the instruction $INST_{12}$ are being held in the stage latch circuit 310_1 , the instruction decoder 320_{11} and the instruction decoder 320_{12} proceed to step SH3. In this case, the processing similar to that of the step SD3 and the step SD4 (refer to Fig. 10) is carried out at the step SH3 and at step SH4 respectively.

At the step SH5, the instruction decoder 320_{11} and the

instruction decoder 320_{12} make the multiplexer 700_1 and the multiplexer 800_1 select the stage latch circuit 110_1 and the stage latch circuit 210_1 respectively. At step SH6, the operator 120_1 and the operator 220_1 do not operate. At the next
 5 step SH7, the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_1 is held in the stage latch circuit 110_2 through a bypass line B_{11} and the multiplexer 700_1 . Similarly, the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_1 is held in the stage latch circuit 210_2 through
 10 a bypass line B_{12} and the multiplexer 800_1 . The instruction $INST_{rs}$ is held in the stage latch circuit 310_2 .

Thereafter, at the second processing stage to the $(r-2)$ -th processing stage (not shown), stage latch circuits are selected by multiplexer, in a similar manner to that of first
 15 processing stage. The first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are then sequentially passed through the respective processing stages. At the second processing stage to the $(r-2)$ -th processing stage, the instruction $INST_{rs}$ is held sequentially in the stage latch
 20 circuits.

At the $(r-1)$ -th processing stage, at step SH8, the instruction $INST_{rs}$ is being held in the stage latch circuit 310_{r-1} . Therefore, the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} proceed to step SH11. When the instruction
 25 $INST_{r-11}$ and the instruction $INST_{r-12}$ are being held in the stage

latch circuit 310_{r-1} , the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} proceed to step SH9. At the step SH9, the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} make the multiplexer 700_{r-1} and the multiplexer 800_{r-1} select the operator 120_{r-1} and the operator 220_{r-1} respectively.

The instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} decode the instruction $INST_{r-11}$ and the instruction $INST_{r-12}$ to the operator 120_{r-1} and the operator 220_{r-1} respectively. The operator 120_{r-1} and the operator 220_{r-1} then execute the processing corresponding to the instruction $INST_{r-11}$ and the instruction $INST_{r-12}$ by using the value of the stage latch circuit 110_{r-1} and the value of the stage latch circuit 210_{r-1} respectively. At the next step SH10, the processing result of the operator 120_{r-1} and the processing result of the operator 220_{r-1} are held in the stage latch circuit 110_r and the stage latch circuit 210_r respectively.

At the step SH11, the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} make the multiplexer 700_{r-1} and the multiplexer 800_{r-1} select the stage latch circuit 110_{r-1} and the stage latch circuit 210_{r-1} respectively. At step SH12, the operator 120_{r-1} and the operator 220_{r-1} do not operate. At step SH13, the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_{r-1} is held in the stage latch circuit 110_r through the bypass line B_{r-11} and the multiplexer 700_{r-1} . Similarly, the value (the second processing data $SOURCE_2$) of

the stage latch circuit 210_{r-1} is held in the stage latch circuit 210_r through the bypass line B_{r-12} and the multiplexer 800_{r-1} .

At the next r -th processing stage, at step SH14 (refer to Fig. 25), the instruction $INST_{rs}$ is being held in the stage

latch circuit 310_r . Therefore, the instruction decoder 320_r proceeds to step SH15. When the instruction other than the instruction $INST_{rs}$ and the instruction $INST_r$ is being held in the stage latch circuit 310_r , the instruction decoder 320_r proceeds to step SH17. At the step SH17, instruction decoder

320_r converts the instruction other than the instruction $INST_{rs}$ and the instruction $INST_r$ into the through instruction SRC_1 , and proceeds to step SH18. At the step SH18, the instruction decoder 320_r decodes the through instruction SRC_1 to the operator 120_r . The operator 120_r then passes the value of the stage latch circuit 110_r through. At the next step SH19, the value of the stage latch circuit 110_r is held in the stage latch circuit 110_{r+1} .

At the step SH15, the instruction decoder 320_r decodes the instruction $INST_{rs}$ to the operator 120_r . The operator 120_r then executes the processing according to the instruction $INST_{rs}$

by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_r and the value (the second processing data $SOURCE_2$) of the stage latch circuit 210_r . At step SH16, the processing result of the operator 120_r is held in the stage latch circuit 110_{r+1} . At this time, the value (the instruction

$INST_{rs}$) of the stage latch circuit 310_r is held in the stage latch

circuit 310_{r+1} .

At the $(r+1)$ -th processing stage, at step SH20, the instruction $INST_{rs}$ is being held in the stage latch circuit 310_{r+1} . Therefore, the instruction decoder 320_{r+1} proceeds to step SH21.

5 When the instruction other than the instruction $INST_{rs}$ and the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_{r+1} , the instruction decoder 320_{r+1} proceeds to step SH23. At the step SH23, the instruction decoder 320_{r+1} converts the instruction other than the instruction $INST_{rs}$ and the
10 instruction $INST_{r+1}$ into the through instruction SRC_1 , and proceeds to step SH24. At the step SH24, the instruction decoder 320_{r+1} decodes the through instruction SRC_1 to the operator 120_{r+1} . Thus, the operator 120_{r+1} passes the value of the stage latch circuit 110_{r+1} through this operator. At step
15 SH25, the value of the stage latch circuit 110_{r+1} is held in the stage latch circuit 110_{r+2} .

At the step SH21, the instruction decoder 320_{r+1} decodes the instruction $INST_{rs}$ to the operator 120_{r+1} . The operator 120_{r+1} then executes the processing according to the instruction $INST_{rs}$
20 by using the value (the processing result of the operator 120_r at the r -th processing stage) of the stage latch circuit 110_{r+1} . At the next step SH22, the processing result of the operator 120_{r+1} is held in the stage latch circuit 110_{r+2} . At this time, the value (the instruction $INST_{rs}$) of the stage latch circuit
25 310_{r+1} is held in the stage latch circuit 310_{r+2} . Thereafter,

at the $(r+2)$ -th processing stage to the $(s-1)$ -th processing stage (not shown), the instruction $INST_{rs}$ is decoded in a similar manner to that of the $(r+1)$ -th processing stage. At each processing stage, each operator executes the processing based
5 on the instruction $INST_{rs}$. At the $(r+2)$ -th processing stage to the $(s-1)$ -th processing stage, the instruction $INST_{rs}$ is sequentially held in the stage latch circuits.

At the s -th processing stage shown in Fig. 23, at step SH26 (refer to Fig. 26), the instruction $INST_{rs}$ is being held
10 in the stage latch circuit 310_s . Therefore, the instruction decoder 320_s proceeds to step SH27. When the instruction other than the instruction $INST_{rs}$ and the instruction $INST_s$ is being held in the stage latch circuit 310_s , the instruction decoder 320_s proceeds to step SH29. At the step SH29, the instruction
15 decoder 320_s converts the instruction other than the instruction $INST_{rs}$ and the instruction $INST_s$ into the through instruction SRC_1 , and proceeds to step SH30. At the step SH30, the instruction decoder 320_s decodes the through instruction SRC_1 to the operator 120_s . Thus, the operator 120_s passes the value
20 of the stage latch circuit 110_s through this operator. At step SH31, the value of the stage latch circuit 110_s is held in the stage latch circuit 110_{s+1} .

At the step SH27, the instruction decoder 320_s decodes the instruction $INST_{rs}$ to the operator 120_s . The operator 120_s
25 then executes the processing according to the instruction $INST_{rs}$.

by using the value (the processing result of the operator at the $(s-1)$ -th processing stage) of the stage latch circuit 110_s . At the next step SH28, the processing result of the operator 120_s is held in the stage latch circuit 110_{s+1} . At this time, the value (the instruction $INST_{rs}$) of the stage latch circuit 310_s is held in the stage latch circuit 310_{s+1} . Thereafter, at the $(s+1)$ -th processing stage to the $(n-1)$ -th processing stage (not shown), the through instruction SRC_1 is decoded. The processing result of the operator 120_s is sequentially passed through each processing stage. At the $(s+1)$ -th processing stage to the $(n-1)$ -th processing stage, the instruction $INST_{rs}$ is sequentially held in the stage latch circuits.

At the n -th processing stage, at step SH32, the instruction $INST_{rs}$ is being held in the stage latch circuit 310_n . Therefore, the instruction decoder 320_n proceeds to step SH35. When the instruction $INST_n$ is being held in the stage latch circuit 310_n , the instruction decoder 320_n proceeds to step SH33. At the step SH33, the instruction decoder 320_n decodes the instruction $INST_n$ to the operator 120_n . The operator 120_n then executes the processing according to the instruction $INST_n$ by using the value of the stage latch circuit 110_n . At the next step SH34, the processing result of the operator 120_n is held in the stage latch circuit 110_{n+1} .

At the step SH35, the instruction decoder 320_n converts the instruction $INST_{rs}$ into the through instruction SRC_1 , and

proceeds to step SH36. At the step SH36, the instruction decoder 320_n decodes the through instruction SRC₁ to the operator 120_n. The operator 120_n then passes the value (the processing result of the operator 120_s) of the stage latch circuit 110_n through. At the next step SH37, the value of the stage latch circuit 110_n is held in the stage latch circuit 110_{n+1}. At the next step SH38, the processing-result register 500 holds the processing result of the operator 120_s as the processing result of the pipeline operator.

Next, there will be explained the operation in the case where an instruction has been dispatched (hereinafter to be referred to as an instruction INST_x) to make an operator at one processing stage (hereinafter to be referred to as an x-th processing stage) execute the processing independent of other operators among the m processing stages (the r-th processing stage to the s-th processing stage) shown in Fig. 22 and Fig 23. As one example, there will be explained the case where the x-th processing stage and the instruction INST_x are the (r+1)-th processing stage and the instruction INST_{r+1} shown in Fig. 22 respectively. At step SH1 shown in Fig. 24, the first processing data SOURCE₁, the second processing data SOURCE₂ and the instruction INST_{r+1} are held in the processing-data register 100, the processing-data register 200 and the instruction register 300 respectively. Thus, the first processing data SOURCE₁, the second processing data SOURCE₂ and the instruction

INST_{r+1} are held in the stage latch circuit 110₁, the stage latch circuit 210₁ and the stage latch circuit 310₁ respectively.

At the next step SH2, the instruction decoder 320₁₁ and the instruction decoder 320₁₂ decide the kind of the instruction

held in the stage latch circuit 310₁. In this case, the instruction INST_{r+1} is being held in the stage latch circuit 310₁.

Therefore, the instruction decoder 320₁₁ and the instruction decoder 320₁₂ proceed to the step SH5. At the step SH5 to the

step SH7, the stage latch circuit 110₁ and the stage latch circuit 210₁ are selected by the multiplexer 700₁ and the

multiplexer 800₁ respectively in a similar manner to that described above. Thus, the first processing data SOURCE₁ and

the second processing data SOURCE₂ are held in the stage latch circuit 110₂ and the stage latch circuit 210₂ respectively. The

instruction INST_{r+1} is held in the stage latch circuit 310₂.

Thereafter, at the second processing stage to the (r-2)-th processing stage (not shown), the stage latch circuits

are selected by the multiplexers in a similar manner to that of the first processing stage. Thus, the first processing data

SOURCE₁ and the second processing data SOURCE₂ are sequentially passed through the respective processing stages. At the second

processing stage to the (r-2)-th processing stage, the instruction INST_{r+1} is held sequentially in the stage latch

circuits.

At the (r-1)-th processing stage, at the step SH8, the

instruction $INST_{r+1}$ is being held in the stage latch circuit 310_{r-1} . Therefore, the instruction decoder 320_{r-11} and the instruction decoder 320_{r-12} proceed to step SH11. At the step SH11 to the step SH13, the stage latch circuit 110_{r-1} and the stage latch circuit 210_{r-1} are selected by the multiplexer 700_{r-1} and the multiplexer 800_{r-1} , in a similar manner to that described above. Thus, the first processing data $SOURCE_1$ and the second processing data $SOURCE_2$ are held in the stage latch circuit 110_r and the stage latch circuit 210_r respectively. The value (the instruction $INST_{r+1}$) of the stage latch circuit 110_{r-1} is held in the stage latch circuit 310_r .

At the r -th processing stage, at the step SH14 (refer to Fig. 25), the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_r . Therefore, the instruction decoder 320_r proceeds to the step SH17. At the step SH17 to the step SH19, the instruction $INST_{r+1}$ is converted into the through instruction SRC_1 , and the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_r is held in the stage latch circuit 110_{r+1} , in a similar manner to that described above. The value (the instruction $INST_{r+1}$) of the stage latch circuit 310_r is held in the stage latch circuit 310_{r+1} .

At the $(r+1)$ -th processing stage, at the step SH20, the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_{r+1} . Therefore, the instruction decoder 320_{r+1} proceeds to the step SH21. At the step SH21, the instruction decoder 320_{r+1} decodes

the instruction $INST_{r+1}$ to the operator 120_{r+1} . The operator 120_{r+1} then executes the processing according to the instruction $INST_{r+1}$ by using the value (the first processing data $SOURCE_1$) of the stage latch circuit 110_{r+1} . At the next step SH22, the
 5 processing result of the operator 120_{r+1} is held in the stage latch circuit 110_{r+2} . The value (the instruction $INST_{r+1}$) of the stage latch circuit 310_{r+1} is held in the stage latch circuit 310_{r+2} . Thereafter, at the $(r+2)$ -th processing stage to the $(s-1)$ -th processing stage (not shown), the through instruction
 10 SRC_1 is decoded at each processing stage. The processing result of the operator 120_{r+1} is sequentially passed through each processing stage.

At the s -th processing stage shown in Fig. 23, at the step SH26 (refer to Fig. 26), the instruction $INST_{r+1}$ is being held
 15 in the stage latch circuit 310_s . Therefore, the instruction decoder 320_s proceeds to the step SH29. At the step SH29 to the step SH31, the through instruction SRC_1 is decoded in a similar manner to that explained above, and the value (the processing result of the operator 120_{r+1}) of the stage latch
 20 circuit 110_s is held in the stage latch circuit 110_{s+1} . Thereafter, at the $(s+1)$ -th processing stage to the $(n-1)$ -th processing stage (not shown), the through instruction SRC_1 is decoded, and the processing result of the operator 120_{r+1} is sequentially passed through each processing stage. At the
 25 $(s+1)$ -th processing stage to the $(n-1)$ -th processing stage, the

instruction $INST_{r+1}$ is sequentially held in the stage latch circuits.

At the n -th processing stage, at the step SH32, the instruction $INST_{r+1}$ is being held in the stage latch circuit 310_n .

5 Therefore, the instruction decoder 320_n proceeds to the step SH35. At the step SH35 to the step SH37, the through instruction SRC_1 is decoded in a similar manner to that explained above. Thus, the value (the processing result of the operator 120_{r+1}) of the stage latch circuit 110_n is held in the stage latch circuit
10 110_{n+1} . At the next step SH38, the processing-result register 500 holds the processing result of the operator 120_{r+1} as the processing result of the pipeline operator.

As explained above, according to the eighth embodiment, at the time of executing the processing at the x -th processing
15 stage, the through instruction SRC_1 is decoded at the $(x+1)$ -th processing stage to the n -th processing stage respectively. Thus, the processing result of the operator 120_x at the x -th processing stage is passed through. Therefore, it is possible to reduce both hardware volume and power consumption at the
20 $(x+1)$ -th processing stage to the n -th processing stage. Further, according to the eighth embodiment, it is possible to make one operator at one processing stage execute the processing independent of other operators among the r -th processing stage to the s -th processing stage.

25 In the eighth embodiment, there has been explained a case

where one operator at one processing stage executes the processing independent of other operators among the m processing stages from the r-th processing stage to the s-th processing stage shown in Fig. 22 and Fig. 23. However, it is also possible to make only one operator at one specific processing stage execute the processing. Further, in the eighth embodiment, it is also possible to make each of the operators at the (x-p)-th processing stage to the x-th processing stage execute the processing independent of other operators among the m processing stages from the r-th processing stage to the s-th processing stage ($p \leq s - r$).

The first to the eighth embodiments relating to the present invention have been explained above with reference to the drawings. However, the detailed structures are not limited to the above embodiments. Any other modifications including design changes which are within the gist and scope of the present invention are all included in the present invention. For example, in each of the first to the eighth embodiments, one example of combination of the number of processing stages, stage latch circuits, operators, instruction decoders, and multiplexers respectively has been explained. Therefore, in the first to the eighth embodiments, it is also possible to change the number of stages, parts and combinations according to the need when the through instruction SRC₁ (and/or the through instruction SRC₂) is used.

As explained above, according to the present invention, the processing data held in the upstream latching unit is passed through the first processing unit at the time of decoding the instruction to the second processing unit. Therefore, it is possible to reduce the sharing of the latching unit and to reduce the wiring between the first processing unit and the second processing unit. As a result, there is an effect that the hardware volume and power consumption can be reduced.

Further, according to the present invention, the processing result of the first latching unit held in the upstream latching unit is passed through the second processing unit at the time of decoding the instruction to the first processing unit. Therefore, it is possible to reduce the latching unit and to reduce the wiring at the downstream of the second processing unit. As a result, there is an effect that the hardware volume and power consumption can be reduced.

Further, according to the present invention, the processing data held in the upstream latching units are passed through the first processing unit to the $(x-1)$ -th processing unit at the time of decoding the instruction to the x -th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring at the first processing stage to the $(x-1)$ -th processing stage from the conventional levels. As a result, there is an effect that the hardware volume and power consumption can be reduced.

latching unit and to reduce the wiring at the downstream of the second processing unit. As a result, there is an effect that the hardware volume and power consumption can be reduced. Further, the invention has an effect that the first processing unit can execute the processing independent of the second processing unit.

Further, according to the present invention, the processing data held in the upstream latching units are passed through the first processing unit to the $(x-1)$ -th processing unit at the time of decoding the instruction to the x -th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring in the first processing unit to the $(x-1)$ -th processing unit from the conventional levels. As a result, there is an effect that the hardware volume and power consumption can be reduced. Further, the invention has an effect that the x -th processing unit in the r -th processing unit to the s -th processing unit can execute the processing independent of other processing units.

Further, according to the present invention, the processing data held in the upstream latching units are passed through the first processing unit to the $(x-1)$ -th processing unit at the time of decoding the instruction to the x -th processing unit to the $(x+p)$ -th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring in the first processing unit to the $(x-1)$ -th processing

unit from the conventional levels. As a result, there is an effect that the hardware volume and power consumption can be reduced. Further, the invention has an effect that the x-th processing unit to the (x+p)-th processing unit in the r-th processing unit to the s-th processing unit can execute the processing independent of other processing units.

Further, according to the present invention, the processing result of the x-th processing unit held in the upstream latching unit is passed through the (x+1)-th processing unit to the n-th processing unit at the time of decoding the instruction to the x-th processing unit. Therefore, it is possible to reduce both the stage latch circuits and the wiring in the (x+1)-th processing unit to the n-th processing unit from the conventional levels. As a result, there is an effect that the hardware volume and power consumption can be reduced. Further, the invention has an effect that the x-th processing unit in the r-th processing unit to the s-th processing unit can execute the processing independent of other processing units.

Further, according to the present invention, the processing results of the (x-p)-th processing unit to the x-th processing unit held in the upstream latching units are passed through the (x+1)-th processing unit to the n-th processing unit at the time of decoding the instructions to the (x-p)-th processing unit to the x-th processing unit. Therefore, it is

possible to reduce both the stage latch circuits and the wiring in the (x+1)-th processing unit to the n-th processing unit from the conventional levels. As a result, there is an effect that the hardware volume and power consumption can be reduced.

5 Further, the invention has an effect that the (x-p)-th processing unit to the x-th processing unit in the r-th processing unit to the s-th processing unit can execute the processing independent of other processing units.

10 Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.

WHAT IS CLAIMED IS:

1. A pipeline operator comprising:

at least a first processing stage and a second processing stage;

5 latching units provided at input stage, between processing stages and at output stage of the first processing stage and the second processing stage respectively, which latching units hold processing data and processing results;

10 a first processing unit provided at the first processing stage, which first processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching unit on the downstream side;

15 a second processing unit provided at the second processing stage, which second processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting a processing result to the latching unit on the downstream side; and

20 instruction decoding units for decoding the instructions dispatched to the first processing unit and the second processing unit respectively, wherein

in decoding the instruction dispatched to the second processing unit, each instruction decoding unit decodes the

instruction as the instruction to pass the processing data held in the latching unit on the upstream side through the first processing unit.

5 2. A pipeline operator comprising:

at least a first processing stage and a second processing stage;

latching units provided at input stage, between processing stages and at output stage of the first processing stage and the second processing stage respectively, which latching units hold processing data and processing results;

a first processing unit provided at the first processing stage, which first processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching unit on the downstream side;

a second processing unit provided at the second processing stage, which second processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting a processing result to the latching unit on the downstream side; and

instruction decoding units for decoding the instructions dispatched to the first processing unit and the second

processing unit respectively, wherein

in decoding the instruction dispatched to the first processing unit, each instruction decoding unit decodes the instruction as the instruction to pass the processing result of the first processing unit held in the latching unit on the upstream side through the second processing unit.

3. A pipeline operator comprising:

first to n-th (n is a natural number such that $n > 1$) processing stages;

latching units provided at input stage, between processing stages and at output stage of the first to n-th processing stages, which latching units hold processing data and processing results;

first to n-th processing units provided at the first to n-th processing stages respectively, which processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching unit on the downstream side; and

instruction decoding units for decoding the instructions dispatched to the first to n-th processing units respectively, wherein

in decoding the instruction dispatched to an x-th (x is a natural number such that $x > 1$) processing unit, each

instruction decoding unit decodes the instruction as the instruction to pass the processing data held in the latching unit on the upstream side through the first processing unit to the (x-1)-th processing unit.

5

4. A pipeline operator comprising:

first to n-th (n is a natural number such that $n > 1$) processing stages;

latching units provided at input stage, between
10 processing stages and at output stage of the first to n-th processing stages, which latching units hold processing data and processing results;

first to n-th processing units provided at the first to n-th processing stages respectively, which processing unit
15 carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching unit on the downstream side; and

instruction decoding units for decoding the instructions
20 dispatched to the first to n-th processing units respectively, wherein

in decoding the instruction dispatched to an x-th (x is a natural number such that $n > x$) processing unit, each instruction decoding unit decodes the instruction as the
25 instruction to pass the processing result of the x-th processing

unit held in the latching unit on the upstream side through the (x+1)-th processing unit to the n-th processing unit.

5. A pipeline operator comprising:

5 at least a first processing stage and a second processing stage;

latching units provided at input stage, between processing stages and at output stage of the first processing stage and the second processing stage respectively, which
10 latching units hold processing data and processing results;

a first processing unit provided at the first processing stage, which first processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting
15 the processing result to the latching unit on the downstream side;

a second processing unit provided at the second processing stage, which second processing unit carries out a processing according to an instruction by using the processing
20 data held in the latching unit on the upstream side and for outputting a processing result to the latching unit on the downstream side; and

instruction decoding units for decoding the instructions dispatched to the first processing unit and the second
25 processing unit respectively, wherein

the instruction decoding units decode the instructions that have a correlation between the processing of the first processing unit and the processing of the second processing unit that the processing result of the first processing unit becomes the processing data of the second processing unit, and further, in decoding the instruction to the second processing unit for executing the processing by itself, the instruction decoding unit decodes the instruction as the instruction to pass the processing data held in the latching unit on the upstream side through the first processing unit.

6. A pipeline operator comprising:

at least a first processing stage and a second processing stage;

latching units provided at input stage, between processing stages and at output stage of the first processing stage and the second processing stage respectively, which latching units hold processing data and processing results;

a first processing unit provided at the first processing stage, which first processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching unit on the downstream side;

a second processing unit provided at the second

processing stage, which second processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting a processing result to the latching unit on the downstream side; and

instruction decoding units for decoding the instructions dispatched to the first processing unit and the second processing unit respectively, wherein

the instruction decoding units decode the instructions that have a correlation between the processing of the first processing unit and the processing of the second processing unit that the processing result of the first processing unit becomes the processing data of the second processing unit, and further, in decoding the instruction to the first processing unit for executing the processing by itself, the instruction decoding unit decodes the instruction as the instruction to pass the processing result of the first processing unit held in the latching unit on the upstream side through the second processing unit.

7. A pipeline operator comprising:

first to n-th (n is a natural number such that $n > 1$) processing stages;

latching units provided at input stage, between processing stages and at output stage of the first to n-th

processing stages, which latching units hold processing data and processing results;

first to n-th processing units provided at the first to n-th processing stages respectively, which processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching unit on the downstream side; and

instruction decoding units for decoding the instructions dispatched to the first to n-th processing units respectively, wherein

the instruction decoding units decode the instructions that have a correlation between m (m is a natural number such that $n > m$) stages of processing from an r-th (r is a natural number such that $r > 1$) processing unit to an s-th (s is a natural number such that $r < s < n$) processing unit out of the first processing unit to the n-th processing unit that the processing result of the pre-stage processing unit becomes the processing data of the next-stage processing unit, and further, in decoding the instruction to an x-th (x is a natural number such that $r \leq x \leq s$) processing unit among the r-th processing unit to the s-th processing unit for executing the processing by the x-th processing unit by itself, the instruction decoding units decode the instructions as the instructions to pass the processing results held in the latching unit on the upstream

side through the first processing unit to the $(x-1)$ -th processing unit.

8. A pipeline operator comprising:

5 first to n -th (n is a natural number such that $n > 1$) processing stages;

latching units provided at input stage, between processing stages and at output stage of the first to n -th processing stages, which latching units hold processing data and processing results;

10 first to n -th processing units provided at the first to n -th processing stages respectively, which processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching unit on the downstream side; and

instruction decoding units for decoding the instructions dispatched to the first to n -th processing units respectively, wherein

20 the instruction decoding units decode the instructions that have a correlation between m (m is a natural number such that $n > m$) stages of processing from an r -th (r is a natural number such that $r > 1$) processing unit to an s -th (s is a natural number such that $r < s < n$) processing unit out of the first processing unit to the n -th processing unit that the processing

result of the pre-stage processing unit becomes the processing data of the next-stage processing unit, and further, in decoding the instructions to an x -th (x is a natural number such that $r \leq x \leq s$) processing unit to an $(x+p)$ -th (p is a natural number such that $p \leq s-r$) processing unit among the r -th processing unit to the s -th processing unit for completing the execution of one processing by the processing units of p stages, the instruction decoding units decode the instructions as the instructions to pass the processing data held in the latching unit on the upstream side through the first processing unit to the $(x-1)$ -th processing unit.

9. A pipeline operator comprising:

first to n -th (n is a natural number such that $n > 1$)

processing stages;

latching units provided at input stage, between processing stages and at output stage of the first to n -th processing stages, which latching units hold processing data and processing results;

first to n -th processing units provided at the first to n -th processing stages respectively, which processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching

unit on the downstream side; and

instruction decoding units for decoding the instructions
dispatched to the first to n-th processing units respectively,
wherein

the instruction decoding units decode the instructions
that have a correlation between m (m is a natural number such
that $n > m$) stages of processing from an r-th (r is a natural
number such that $r > 1$) processing unit to an s-th (s is a natural
number such that $r < s < n$) processing unit out of the first
processing unit to the n-th processing unit that the processing
result of the pre-stage processing unit becomes the processing
data of the next-stage processing unit, and further, in decoding
the instruction to an x-th processing unit (x is a natural number
such that $r \leq x \leq s$) among the r-th processing unit to the s-th
processing unit for the x-th processing unit to execute the
processing by itself, the instruction decoding units decode the
instructions as the instructions to pass the processing result
of the x-th processing unit held in the latching unit on the
upstream side through the (x+1)-th processing unit to the n-th
processing unit.

10. A pipeline operator comprising:

first to n-th (n is a natural number such that $n > 1$)
processing stages;

latching units provided at input stage, between
processing stages and at output stage of the first to n-th

processing stages, which latching units hold processing data and processing results;

first to n-th processing units provided at the first to n-th processing stages respectively, which processing unit carries out a processing according to an instruction by using the processing data held in the latching unit on the upstream side and for outputting the processing result to the latching unit on the downstream side; and

instruction decoding units for decoding the instructions dispatched to the first to n-th processing units respectively, wherein

the instruction decoding units decode the instructions that have a correlation between m (m is a natural number such that $n > m$) stages of processing from an r-th (r is a natural number such that $r > 1$) processing unit to an s-th (s is a natural number such that $r < s < n$) processing unit out of the first processing unit to the n-th processing unit that the processing result of the pre-stage processing unit becomes the processing data of the next-stage processing unit, and further, in decoding the instructions to an (x-p)-th processing unit to an x-th (x and p are natural numbers such that $r \leq x \leq s$ and $p \leq s-r$) processing unit among the r-th processing unit to the s-th processing unit for completing the execution of one processing by the processing units of p stages, the instruction decoding units decode the instructions as the instructions to pass the

processing results of the $(x-p)$ -th processing unit to the x -th processing unit held in the latching unit on the upstream side through the $(x+1)$ -th processing unit to the n -th processing unit.

0050901.060500

ABSTRACT OF THE DISCLOSURE

Includes a stage latch circuit and a stage latch circuit provided at an input stage of a first processing stage for holding a first processing data SOURCE₁ and a second processing data respectively; an operator provided at the first processing stage, for executing a processing by using the first processing data SOURCE₁ and the second processing data; a stage latch circuit provided between the first processing stage and a second processing stage, for holding an output value of the operator; an operator provided at the second processing stage, for executing the processing by using a value of the stage latch circuit when an instruction has been decoded; and an instruction decoder that decodes the instruction to the operator as a through instruction to pass the value of the stage latch circuit through this operator.

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.13




FIG.14





FIG.15






FIG.17




FIG.18




FIG.19




FIG.20




FIG.21





FIG.22



Parameter	Value	Unit
Initial temperature	25.0	°C
Final temperature	25.0	°C
Initial pressure	1.0	atm
Final pressure	1.0	atm
Initial volume	1.0	L
Final volume	1.0	L
Initial mass	1.0	g
Final mass	1.0	g
Initial density	1.0	g/L
Final density	1.0	g/L
Initial concentration	1.0	mol/L
Final concentration	1.0	mol/L
Initial pH	7.0	
Final pH	7.0	
Initial ionic strength	1.0	M
Final ionic strength	1.0	M
Initial activity	1.0	
Final activity	1.0	
Initial fugacity	1.0	atm
Final fugacity	1.0	atm
Initial chemical potential	1.0	kJ/mol
Final chemical potential	1.0	kJ/mol
Initial Gibbs free energy	1.0	kJ/mol
Final Gibbs free energy	1.0	kJ/mol
Initial enthalpy	1.0	kJ/mol
Final enthalpy	1.0	kJ/mol
Initial entropy	1.0	kJ/mol·K
Final entropy	1.0	kJ/mol·K
Initial heat capacity	1.0	kJ/mol·K
Final heat capacity	1.0	kJ/mol·K
Initial viscosity	1.0	Pa·s
Final viscosity	1.0	Pa·s
Initial thermal conductivity	1.0	W/m·K
Final thermal conductivity	1.0	W/m·K
Initial diffusivity	1.0	m²/s
Final diffusivity	1.0	m²/s
Initial permeability	1.0	mol·m/s·m²·Pa
Final permeability	1.0	mol·m/s·m²·Pa
Initial sorption coefficient	1.0	mol/m³·Pa
Final sorption coefficient	1.0	mol/m³·Pa
Initial partition coefficient	1.0	
Final partition coefficient	1.0	
Initial distribution coefficient	1.0	
Final distribution coefficient	1.0	
Initial extraction coefficient	1.0	
Final extraction coefficient	1.0	
Initial separation factor	1.0	
Final separation factor	1.0	
Initial selectivity	1.0	
Final selectivity	1.0	
Initial rejection	1.0	
Final rejection	1.0	
Initial flux	1.0	mol/m²·s
Final flux	1.0	mol/m²·s
Initial permeate quality	1.0	
Final permeate quality	1.0	
Initial retentate quality	1.0	
Final retentate quality	1.0	
Initial recovery	1.0	
Final recovery	1.0	
Initial concentration factor	1.0	
Final concentration factor	1.0	
Initial dilution factor	1.0	
Final dilution factor	1.0	
Initial enrichment factor	1.0	
Final enrichment factor	1.0	
Initial depletion factor	1.0	
Final depletion factor	1.0	
Initial fractionation factor	1.0	
Final fractionation factor	1.0	
Initial isotopic composition	1.0	
Final isotopic composition	1.0	
Initial isotopic fractionation	1.0	
Final isotopic fractionation	1.0	
Initial isotopic enrichment	1.0	
Final isotopic enrichment	1.0	
Initial isotopic depletion	1.0	
Final isotopic depletion	1.0	
Initial isotopic fractionation factor	1.0	
Final isotopic fractionation factor	1.0	
Initial isotopic enrichment factor	1.0	
Final isotopic enrichment factor	1.0	
Initial isotopic depletion factor	1.0	
Final isotopic depletion factor	1.0	
Initial isotopic fractionation factor	1.0	
Final isotopic fractionation factor	1.0	
Initial isotopic enrichment factor	1.0	
Final isotopic enrichment factor	1.0	
Initial isotopic depletion factor	1.0	
Final isotopic depletion factor	1.0	
Initial isotopic fractionation factor	1.0	
Final isotopic fractionation factor	1.0	
Initial isotopic enrichment factor	1.0	
Final isotopic enrichment factor	1.0	
Initial isotopic depletion factor	1.0	
Final isotopic depletion factor	1.0	
Initial isotopic fractionation factor	1.0	
Final isotopic fractionation factor	1.0	
Initial isotopic enrichment factor	1.0	
Final isotopic enrichment factor	1.0	
Initial isotopic depletion factor	1.0	
Final isotopic depletion factor	1.0	
Initial isotopic fractionation factor	1.0	
Final isotopic fractionation factor	1.0	
Initial isotopic enrichment factor	1.0	
Final isotopic enrichment factor	1.0	
Initial isotopic depletion factor	1.0	
Final isotopic depletion factor	1.0	
Initial isotopic fractionation factor	1.0	
Final isotopic fractionation factor	1.0	
Initial isotopic enrichment factor	1.0	
Final isotopic enrichment factor	1.0	
Initial isotopic depletion factor	1.0	
Final isotopic depletion factor	1.0	
Initial isotopic fractionation factor	1.0	
Final isotopic fractionation factor	1.0	
Initial isotopic enrichment factor	1.0	
Final isotopic enrichment factor	1.0	
Initial isotopic depletion factor	1.0	
Final isotopic depletion factor	1.0	
Initial isotopic fractionation factor	1.0	
Final isotopic fractionation factor	1.0	
Initial isotopic enrichment factor	1.0	
Final isotopic enrichment factor	1.0	
Initial isotopic depletion factor	1.0	
Final isotopic depletion factor	1.0	
Initial isotopic fractionation factor</		




FIG.24




FIG.25




FIG.26





FIG.27



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

PIPELINE OPERATOR

上記発明の明細書（下記の欄でxが打つていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を _____ とし、
 （該当する場合） _____ に訂正されました。

☐ was filed on _____
 as United States Application Number or
 PCT International Application Number
 and was amended on _____
 (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国外の国の少なくとも一ヶ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 118 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

外国での先行出願

11-284850

(Number)
(番号)

Japan

(Country)
(国名)

5/October/1999

(Day/Month/Year Filed)
(出願年月日)

Priority Not Claimed

優先権主張なし

☐

(Number)
(番号)

(Country)
(国名)

(Day/Month/Year Filed)
(出願年月日)

☐

私、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願官提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入子された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.54 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入子した情報と私の信じることに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の
手続を米特許商標局に対して遂行する弁護士または代理人
として、下記の者を指名いたします。(弁護士、または代理
人の氏名及び登録番号を明記のこと)

James D. Halsey, Jr., 22,729; Harry John Staas, 22,010; David M. Pitcher, 25,908; John C. Garvey, 28,607; J. Randall Beckers,
30,358; William F. Herbert, 31,024; Richard A. Golthofer, 31,106; Mark J. Henry, 36,162; Gene M. Garner II, 34,172; Michael D.
Siein, 37,240; Paul I. Kravetz, 35,230; Gerald P. Joyce, III, 37,648; Todd E. Marlette, 35,269; Harlan B. Williams, Jr., 34,756;
George N. Stevens, 36,938; Michael C. Soldner, 41,455; Norman L. Ourada, 41,235; Kevin R. Spivak, P-43,148; and William M.
Schertler, 35,348 (agent)

書類送付先

POWER OF ATTORNEY: As a named inventor, I hereby appoint
the following attorney(s) and/or agent(s) to prosecute this
application and transact all business in the Patent and Trademark
Office connected therewith (list name and registration number)

Send Correspondence to:

STAAS & HALSEY
700 Eleventh Street, N.W.
Suite 500
Washington, D.C. 20001

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

STAAS & HALSEY
(202) 434-1500

唯一または第一発明者名	Full name of sole or first inventor	Akihiko OHWADA	
発明者の署名	日付	Inventor's signature	Date
		<i>Akihiko Ohwada</i>	May 24, 2000
住所	Residence		
	Kanagawa, Japan		
国籍	Citizenship		
	Japanese		
私書箱	Post Office Address		
	c/o FUJITSU LIMITED 1-1, Kamikodanaka 4-chome, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8588 Japan		
第二共同発明者	Full name of second joint inventor, if any		
第二共同発明者	日付	Second inventor's signature	Date
住所	Residence		
国籍	Citizenship		
私書箱	Post Office Address		

(第三以降の共同発明者についても同様に記載し、署名をす
ること)

(Supply similar information and signature for third and subsequent
joint inventors.)